Design, Materials, Process, and Fabrication of Fan-Out Panel-Level Heterogeneous Integration

Cheng-Ta Ko,¹ Henry Yang,¹ John Lau,^{2,*} Ming Li,² Margie Li,² Curry Lin,¹ J. W. Lin,¹ Chieh-Lin Chang,³ Jhih-Yuan Pan,³ Hsing-Hui Wu,³ Yu-Hua Chen,¹ Tony Chen,⁴ Iris Xu,⁴ Penny Lo,² Nelson Fan,² Eric Kuah,² Zhang Li,⁴ Kim Hwee Tan,⁴ Chia-Hung Lin,³ Rozalia Beica,³ Marc Lin,³ Cao Xi,⁵ Sze Pei Lim,⁶ Ning Cheng Lee,⁶ Mian Tao,⁷ Jeffery Lo,⁷ and Ricky Lee⁷

Abstract—The design, materials, process, and fabrication of a heterogeneous integration of four chips by a fan-out panel-level packaging (FOPLP) method are investigated in this study. Emphasis is placed on (1) the application of a dry-film epoxy molding compound for molding the chips and (2) the application of a special assembly process called uni-substrate-integrated package for fabricating the redistribution layers (RDLs) of the FOPLP. The Ajinomoto build-up film is used as the dielectric of the RDLs and is built up by the semiadditive process. Electroless Cu is used to make the seed layer, laser direct imaging is used for opening the photoresist, and printed circuit board (PCB) Cu plating is used for making the conductor wiring of the RDLs. The panel dimensions are 508 imes 508 mm. The package dimensions of the FOPLP are 10 imes10 mm. The large chip size and the small chip sizes are, respectively, 5×5 mm and 3×3 mm. The uniqueness of this study is that all the processes are carried out by using the PCB equipment.

Keywords—FOPLP, heterogeneous integration, reconstituted panel, redistribution layers

INTRODUCTION

Moore's law [1] has been driving the system-on-chip (SoC) platform. Especially in the past 10+ y, SoCs have been very popular for smartphones, tablets, and the like. SoCs integrate different-function interated circuit (ICs) into a single chip for a system or subsystem. Two typical SoC examples are shown in Fig. 1 (sources from Chipworks and SystemPlus Consulting). The application processor (AP) A10 is designed by Apple and manufactured by Taiwan Semiconductor Manufacturing Company (TSMC) using its 16 nm process technology. It consists of a six-core graphics processor unit (GPU), two dual-core central processing unit, two blocks of static random access memories, etc. The chip area is 125 mm²

The manuscript was received on September 19, 2018; revision received on November 6, 2018; accepted on November 8, 2018

The original version of this paper was presented at the 51st Symposium on Microelectronics (IMAPS'2018) in Pasadena, CA, October 9-11, 2018.

and has 3.3 billion transistors. The AP A11 is also designed by Apple and manufactured using TSMC's 10 nm process technology. The A11 consists of more functions, including a tricore Apple-designed GPU, a neural engine for face ID (identity), etc. However, because of the Moore's law, i.e., the feature size is from 16 nm down to 10 nm, the chip area is about 30% smaller than that of the A10 and there are 4.3 billion transistors.

Why is heterogeneous integration of such great interest [2-14]? One of the key reasons is because the end of Moore's law is fast approaching and it is more and more difficult and costly to reduce the feature size (to do the scaling) to make SoCs. Some of the early researches in heterogeneous integration have been provided by Georgia Institute of Technology [2-4], where they reported a differential Si complementary metal-oxide semiconductor (CMOS) receiver IC (operating at one Gbps) integrated with a large-area thin-film InGaAs/InP I-metal-semiconductor metal (MSM) photodetector (Fig. 2).

Heterogeneous integration contrasts with SoCs in the following manner. Heterogeneous integration uses packaging technology to integrate dissimilar chips with different functions from different foundries, wafer sizes, and feature sizes (as schematically shown in Fig. 3) into a system or subsystem, rather than integrating most of the functions at the chip level, using finer feature sizes. For the next few years, we will see higher levels of heterogeneous integration, whether it is for time-to-market, performance, form factor, power consumption, signal integrity, or cost. Heterogeneous integration is going to take some of the market share away from SoCs for high-end applications such as high-end smartphones, tablets, wearables, networkings, telecommunications, and computing devices. System-in-package (SiP) [15-25] is similar to heterogeneous integration except less dense, larger pitch, and simpler. How should these dissimilar chips talk to each other? The answer is: redistribution layers (RDLs) [26, 27]. How should those RDLs be made? They can be made by fan-out wafer (FOW)/panellevel packaging (PLP) methods [28-33]. In this study, we use fan-out panel-level packaging (FOPLP) technology because it is a higher throughput process and has a potentially lower cost than fan-out wafer-level packaging (FOWLP).

In this article, the feasibility of a chip-first and die facedown FOPLP of a heterogeneous integration of four chips is demonstrated. To have a very high-throughput and low-profile package and save the epoxy molding compound (EMC), a

¹Unimicron Technology Corporation, Taiwan

²ASM Pacific Technology Ltd., Hong Kong

³Dow Chemical Company, USA

⁴Jiangyin Changdian Advanced Packaging Co., Ltd., China

⁵Huawei Technologies Co. Ltd., China

⁶Indium Corporation, USA

⁷Hong Kong University of Science and Technology, Hong Kong

^{*}Corresponding author; email: John.lau@asmpt.com



Fig. 1. SoC platforms for the A10 and A11 APs.



Fig. 2. InGaAs/InP I-MSM integrated onto differential Si CMOS receiver IC.



Fig. 3. Heterogeneous integration or SiP.

process called uni-substrate-integrated package (Uni-SIP) [11] is used to fabricate the RDLs. Unlike in [11], the panel dimensions in this study are 508×508 mm and a dry-film EMC is laminated on the reconstituted panel (instead of the liquid EMC with compression molding as in [11]).

The Uni-SIP process starts off by attaching the backside of the ECM panel on both sides of a coreless panel substrate with an epoxy resin. (In this study, chips embedded in the dry-film EMC is called the ECM panel.) The RDLs are formed on both surfaces







Fig. 4. Cross section of the test chips.



Fig. 5. Test chips. (a) 5×5 mm. (b) 3×3 mm.

of the ECM panels. The Ajinomoto build-up film (ABF) is used as the dielectric of the RDLs and is built up by semiadditive process. Electroless Cu is used to make the seed layer, laser direct imaging (LDI) is used for opening the photoresist, and printed circuit board (PCB) Cu plating is used for making the conductor wiring of the RDLs. The solder mask is then applied on both sides of the ECM panel leaving pad openings for surface finishing. The ECM panels with build-up RDLs are finally separated from the coreless panel substrate mechanically. It is followed by solder-ball mounting and dicing. This process adds a new dimension in high-throughput and thin fan-out packaging without using semiconductor equipment.

TEST CHIPS

Figs. 4 and 5 show the test chips $(5 \times 5 \text{ mm and } 3 \times 3 \text{ mm})$ under consideration. The layout of the test chip is shown in Fig. 4, and the fabricated chips are shown in Fig. 5. It can be seen 2022



Fig. 6. Test package. One 5 \times 5-mm chip and three 3 \times 3-mm chips. Package dimensions = 10 \times 10 mm.



Fig. 7. Reconstituted panel (508×508 mm) with 1512 SiPs, and each SiP with four chips.



Fig. 8. Cross section of the test package.

that, for the 5 mm \times 5 mm \times 150 μ m chip, there are 88 pads with a pitch = 180 μ m (the outer rows). The polyimide opening of the Al pad is 40 μ m in diameter and is 5 μ m thick. The SiO₂ passivation opening of the Al pad is 110 \times 110 μ m, and the size of the Al pad is 130 \times 130 μ m. The Cu contact pad is 110 μ m in diameter and is 8 μ m tall from the Al pad.



Fig. 9. Uni-SIP key process steps.

The dimensions of the small chip are $3 \text{ mm} \times 3 \text{ mm} \times 150 \mu \text{m}$ as shown in Fig. 5. It can be seen that there are 48 pads on a 180- μ m pitch (outer rows). The cross section and dimensions of the pads of the small chip are the same as those of the large chip.

TEST FAN-OUT PACKAGE

Fig. 6 schematically shows the test package under consideration. The dimensions of the test package are 10×10 mm, and it consists of one large chip (5 × 5 mm) and three small chips (3 × 3 mm). In real applications, the large chip could be an AP and the small chips could be memory. The spacing (gap) between the large chip and the small chip is 100 µm. These packages are to be made from a 508 × 508 mm reconstituted panel as shown in Fig. 7.

Fig. 8 schematically shows the cross-sectional view of the test package. It can be seen that there are two RDLs, and the thickness of the metal of RDL1 and RDL2 is 10 μ m. The line width and spacing of the metal of RDL1 are 20 μ m, and those of RDL2 are 25 μ m. The dielectric layer thickness of DL1, DL2, and DL3 is 20 μ m. The via through the first dielectric layer (DL1), connecting the Cu contact pad of the test chip to the first RDL (RDL1) is 50 μ m in diameter. The pad diameter on the RDL1 is 135 μ m, which is connected to RDL2 through the via with a diameter of 50 μ m. Similarly, the pad diameter on the RDL2 is 135 μ m. Finally, 230- μ m solder-ball Cu pads are formed on RDL2. The opening of the solder mask (DL3) is 180 μ m. The solder ball size is 200 μ m, and the ball pitch is .4 mm.

DRY-FILM LAMINATION AND UNI-SUBSTRATE-INTEGRATED PACKAGE PROCESS

Fig. 9 shows schematically the FOPLP with chip-first and die face-down assembly process. Basically, work must be carried out on the device (test chip) wafer (Fig. 9 [left]) and the reconstituted panel (Figs. 9a-f).

Table I Material Properties of the Dry-Film EMC

$T_{\rm g}$ (°C) (dynamic mechanical analysis (DMA))	167
T_{g} (°C) (thermomechanical analysis (TMA))	157
CTE (30-150°C) (ppm/K) (TMA)	7
CTE (50-150°C) (ppm/K) (TMA)	7
CTE (150-240°C) (ppm/K) (TMA)	21
Young's modulus (MPa)	7,000
Elongation (%)	1
Poisson's ratio	.25



Fig. 10. Uni-SIP (view from the front side).



Fig. 11. Warpage of the double-sided ECM panel.

As shown in Fig. 4 and the left-hand side of Fig. 9, the original device (test) wafer must be modified with a Cu pad on top of the Al pad. Then, dice the wafer into individual known-good dice or test chips.

On the 508×508 -mm reconstituted panel (in this case, it is a piece of organic carrier), first attach a two-side thermal release



Fig. 12. Uni-SIP process steps in making the RDLs.



Fig. 13. RDL1 (line width and spacing = $20 \mu m$).

tape, Fig. 9a. Then, pick and place the test chips (face-down) on the tape, Fig. 9b. It is followed by laminating (pressure = .8 MP, temperature = 110°C, and annealing at 180°C for 60 min) a dryfilm EMC on top of the reconstituted panel as shown in Fig. 9c. The material properties of the dry-film EMC are shown in Table I and the EMC is placed about 140 μ m above the backside of the chips. Then, removing (debond) the carrier, we have the ECM panel as shown in Fig. 9d. It is followed by stacking the backside of two ECM panels on a core substrate with an epoxy resin on both sides, and by the standard PCB lamination process (.68 MPa and 180°C for 30 min), the Uni-SIP structure (Fig. 9e) is obtained. It is followed by peeling off the tape (Fig. 9f). The Uni-SIP as shown in Fig. 10 is ready for fabricating the RDLs from the Cu pads on both sides.

The de-taping was very successful and there was no evidence of EMC cracking. The warpage of the de-taped double-sideed ECM panel (Uni-SIP) was .918 mm as shown in Fig. 11.

Fig. 12 shows the process steps in fabricating the RDLs for the Uni-SIP structure from the Cu pads on both sides of the structure. First, laminate an ABF on both sides of the structure. Then, laser drill the ABF and stop at the Cu pad (this is the



508mmx508mm (1512 SiPs)

Fig. 14. RDL2 (line width and spacing = $25 \mu m$).



508mmx508mm (1512 SiPs)

Fig. 15. SRO of the double-sided ECM panel.



Fig. 16. (a) x-ray image of the individual SiP of four chips. (b) C-mode SAM image of the individual SiP of four chips. There is no void between the chip gaps.

reason for making the Cu pad on the device wafer). It is followed by electroless Cu seed-layer plating. Then, laminate a photoresist dry film. It is followed by LDI and dry-film development. Then, PCB Cu plating, dry-film striping, and Cu seed layer etching. RDL1 is obtained (Fig. 13).

Repeat all the processes to get RDL2 (Fig. 14). It is followed by laminating a solder mask and making the SRO (solder resist

Solder Ball

Fig. 17. Bottom view of the individual SiP showing the solder ball distribution.



Fig. 18. Cross-sectional views of the individual SiPs.

opening), Fig. 15. Then, mechanically debond the ECM panels from the core substrate.

Fig. 16a shows the x-ray image of the individual heterogeneous integration package of four chips and RDLs. Fig. 16b shows the C-mode scanning acoustic microscope (SAM) image of the individual SiP of four chips and dry-film EMC. It can be seen that: (1) the chips are properly placed and molded, and (2) there is no void in the dry-film EMC and between the gap (100 μ m) of the chips.

There are two different stencils for the solder ball mounting: one is for stencil printing the flux, and the other is for stencil mounting the solder balls. The solder (Sn3wt%Ag0.5wt%Cu) balls (200- μ m diameter) used are from Indium. The peak temperature for solder reflow is 245°C. Fig. 17 shows the bottom side of the individual SiP. It can be seen that there are 405 solder balls.

Fig. 18 shows the cross sections of the heterogeneous integration of four chips. It can be seen that (1) there are two RDLs, and (2) the chips, RDLs, and solder balls are properly assembled.

SUMMARY AND RECOMMENDATIONS

Some importat results and recommendations are summarized as follows:

- A very low-profile (390 μm) heterogeneous integration of four chips by a FOPLP method has been successfully designed and fabricated.
- 2. A very low–cost dry-film EMC has been successfully laminated on the 508×508 -mm reconstituted panel with 1512 SiPs.
- 3. There are no voids in the dry-film EMC or the gaps (100 μ m) between chips.
- 4. A very high-throughput Uni-SIP process for fabricating the RDLs has been demonstrated.
- 5. The de-taping of the ECM panel did not cause any EMC cracking.
- 6. The maximum warpage of the double-sided ECM panel (Uni-SIP structure) is .918 mm, which is less than the allowable (1 mm).
- 7. Thermal cycling and drop tests should be applied to the test samples to verify their reliability. These will be the next tasks of this project.

ACKNOWLEDGMENTS

The authors would like to thank 3M, Nagase, Hitachi, Indium, and Disco for providing them with useful help and materials for this project. The constructive contributions from TJ Tseng, CM Lai, Casper Tsai, YM Chan, Leslie Chang, Eric Ng, TW Lam, JW Dong, and Jiang Leon are greatly appreciated.

References

- G. Moore, "Cramming more components onto integrated circuits," *Electronics (Basel)*, Vol. 38, No. 8, pp. 114-117, 1965.
- [2] N.M. Jokerst, "Hybrid integrated optoelectronics: thin film devices bonded to host substrates," *International Journal of High Speed Electronics and Systems*, Vol. 8, No. 2, pp. 325-356, 1997.
- [3] M. Vrazel, J. Chang, I. Song, K. Chung, M. Brooke, N. Jokerst, A. Brown, and D. Wills, "Highly alignment tolerant InGaAs inverted MSM photodetector heterogeneously integrated on a differential Si CMOS receiver operating at 1 Gbps," IEEE/ECTC Proceedings, pp. 1-6, Orlando, Florida, May 2001.
- [4] N.M. Jokerst, M.A. Brooke, S. Cho, S. Wilkinson, M. Vrazel, S. Fike, J. Tabler, Y. Joo, S. Seo, D. Wills, and A. Brown, "The heterogeneous integration of optical interconnections into integrated microsystems," *IEEE Journal of Selected Topics in Quantum Electronics*, Vol. 9, No. 2, pp. 350-360, 2003.
- [5] J. Souriau, O. Lignier, M. Charrier, and G. Poupon, "Wafer level processing of 3D system in package for RF and data applications," IEEE/ ECTC Proceedings, pp. 356-361, Orlando, Florida, May 2005.
- [6] D. Henry, D. Belhachemi, J.-C. Souriau, C. Brunet-Manquat, C. Puget, G. Ponthenier, J. Vallejo, C. Lecouvey, and N. Sillon, "Low electrical resistance silicon through vias: technology and characterization," IEEE/ ECTC Proceedings, pp. 1360-1366, San Diego, CA, May 2006.
- [7] Y. Hu, C. Lin, Y. Hsieh, N. Chang, A.J. Gallegos, T. Souza, W. Chen, M. Sheu, C. Chang, C. Chen, and K. Chen, "3D heterogeneous integration structure based on 40 nm- and 0.18 μm-technology nodes," Proceedings of IEEE/ECTC, pp. 1646-1651, San Diego, CA, May 2015.
- [8] A. Bajwa, S. Jangam, S. Pal, N. Marathe, T. Bai, T. Fukushima, M. Goorsky, and S.S. Iyer, "Heterogeneous integration at fine pitch (≤10 μm) using thermal compression bonding," IEEE/ECTC Proceedings, pp. 1276-1284, Orlando, Florida, May 2017.
- [9] M. Dittrich, A. Heinig, F. Hopsch, and R. Trieb, "Heterogeneous interposer based integration of chips with copper pillars and C4 balls to achieve high speed interfaces for ADC application," Proceedings of IEEE/ECTC, pp. 643-648, Orlando, Florida, May 2017.
- [10] F. Che, M. Kawano, M. Ding, Y. Han, and S. Bhattacharya, "Co-design for low warpage and high reliability in advanced package with TSV-free interposer (TFI)," Proceedings of IEEE/ECTC, pp. 853-861, Orlando, Florida, May 2017.

- [11] C.T. Ko, H. Yang, J.H. Lau, M. Li, M. Li, C. Lin, J.W. Lin, T. Chen, I. Xu, C. Chang, J. Pan, H. Wu, Q. Yong, N. Fan, E. Kuah, Z. Li, K. Tan, Y. Cheung, E. Ng, K. Wu, J. Hao, R. Beica, M. Lin, Y. Chen, Z. Cheng, S. Koh, R. Jiang, X. Cao, S. Lim, N. Lee, M. Tao, J. Lo, and R. Lee, "Chipfirst fan-out panel-level packaging for heterogeneous integration," *IEEE Transactions on CPMT*, Vol. 8, No. September, pp. 1561-1572, 2018.
- [12] J.H. Lau, M. Li, M. Li, T. Chen, I. Xu, X. Qing, Z. Cheng, N. Fan, E. Kuah, Z. Li, K. Tan, Y. Cheung, E. Ng, P. Lo, K. Wu, J. Hao, S. Koh, R. Jiang, X. Cao, R. Beica, S. Lim, N. Lee, C. Ko, H. Yang, Y. Chen, M. Tao, J. Lo, and R. Lee, "Fan-out wafer-level packaging for heterogeneous integration," *IEEE Transactions on CPMT*, Vol. 2018, No. September, pp. 1544-1560, 2018.
- [13] J.H. Lau, "3D IC heterogeneous integration by FOWLP," Chip Scale Review, Vol. 22, No. January/February, pp. 16-21, 2018.
- [14] J.H. Lau, "FOWLP for 3D IC heterogeneous integration," Proceedings of CSTIC, pp. VII: 1-6, Shanghai, China, March 2018.
- [15] Y. Lim, X. Xiao, R. Vempati, S. Nandar, K. Aditya, S. Gaurav, T. Lim, V. Kripesh, J. Shi, J.H. Lau, and S. Liu, "High quality and low loss millimeter wave passives demonstrated to 77-GHz for SiP technologies using embedded wafer-level packaging platform (EMWLP)," *IEEE Transactions on Advanced Packaging*, Vol. 33, pp. 1061-1071, 2010.
- [16] D. Manessis, L. Boettcher, A. Ostmann, R. Aschenbrenner, and H. Reichl, "Chip embedding technology developments leading to the emergence of miniaturized system-in-packages," Proceedings of IEEE/ECTC, pp. 803-810, Las Vegas, Nevada, May 2010.
- [17] J.H. Lau, M.S. Zhang, and S.W.R. Lee, "Embedded 3D hybrid IC integration system-in-package (SiP) for opto-electronic interconnects in organic substrates," *ASME Transactions, Journal of Electronic Packaging*, Vol. 133, No. September, pp. 1-7, 2011.
- [18] J.H. Lau, C.-J. Zhan, P.-J. Tzeng, C.-K. Lee, M.-J. Dai, H.-C. Chien, Y.-L. Chao, W. Li, S.-T. Wu, J.-F. Hung, R.-M. Tain, C.-H. Lin, Y.-C. Hsin, C.-C. Chen, S.-C. Chen, C.-Y. Wu, J.-C. Chen, C.-H. Chien, C.-W. Chiang, H. Chang, W.-L. Tsai, R.-S. Cheng, S.-Y. Huang, Y.-M. Lin, T.-C. Chang, C.-D. Ko, T.-H. Chen, S.-S. Sheu, S.-H. Wu, Y.-H. Chen, W.-C. Lo, T.-K. Ku, M.-J. Kao, and D.-Q. Hu, "Feasibility study of a 3D IC integration system-in-packaging (SiP) from a 300 mm multi-project wafer (MPW)," *IMAPS Transactions, Journal of Microelectronic Packaging*, Vol. 8, No. 4, pp. 171-178, 2011.
- [19] J.H. Lau and G.Y. Tang, "Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration system-in-package (SiP)," *Journal of Microelectronics Reliability*, Vol. 52, No. 11, pp. 2660-2669, 2012.
- [20] M. Ahmad, M. Nagar, W. Xie, M. Jimarez, and C. Ryu, "Ultra large system-in-package (SiP) module and novel packaging solution for networking applications," Proceedings of IEEE/ECTC, pp. 694-701, Las Vegas, Nevada, May 2013.
- [21] H. Wu, D.S. Gardner, C. Lv, Z. Zou, and H. Yu, "Integration of magnetic materials into package RF and power inductors on organic substrates for system in package (SiP) applications," Proceedings of IEEE/ECTC, pp. 1290-1295, Orlando, Florida, May 2014.
- [22] R. Qian and Y. Liu, "Modeling for reliability of ultra-thin chips in a system in package," Proceedings of IEEE/ECTC, pp. 2063-2068, Orlando, Florida, May 2014.
- [23] C. Hsieh, C. Tsai, H. Lee, T. Lee, and H. Chang, "Fan-out technologies for WiFi SiP module packaging and electrical performance simulation," Proceedings of IEEE/ECTC, pp. 1664-1669, San Diego, CA, May 2015.
- [24] L. Li, P. Chia, P. Ton, M. Nagar, S. Patil, J. Xue, J. DeLaCruz, M. Voicu, J. Hellings, B. Isaacson, M. Coor, and R. Havens, "3D SiP with organic interposer of ASIC and memory integration," Proceedings of IEEE/ECTC, pp. 1445-1450, Las Vegas, Nevada, May 2016.
- [25] M. Tsai, A. Lan, C. Shih, T. Huang, R. Chiu, S.L. Chung, J.Y. Chen, F. Chu, C. Chang, S. Yang, D. Chen, and N. Kao, "Alternative 3D small form factor methodology of system in package for IoT and wearable devices application," Proceedings of IEEE/ECTC, pp. 1541-1546, Orlando, Florida, May 2017.
- [26] J.H. Lau, P. Tzeng, C. Lee, C. Zhan, M. Li, J. Cline, "Redistribution layers (RDLs) for 2.5D/3D IC integration," Proceedings of IMAPS, No. October, pp. 434-441, 2013. Also, "IMAPS transactions," *Journal of Microelectronic Packaging*, Vol. 11, No. 1, pp. 16-24, 2014.
- [27] J.H. Lau, "8 ways to make RDLs for FOW/PLP," Chip Scale Review, Vol. 22, No. May/June, pp. 11-19, 2018.
- [28] J.H. Lau, Fan-Out Wafer-Level Packaging, Springer Book Company, New York, 2018.

- [29] J.H. Lau, M. Li, Q. Li, I. Xu, T. Chen, Z. Li, K. Tan, X. Qing, C. Zhang, K. Wee, R. Beica, C. Ko, S. Lim, N. Fan, E. Kuah, K. Wu, Y. Cheung, E. Ng, X. Cao, J. Ran, H. Yang, Y. Chen, N. Lee, M. Tao, J. Lo, and R. Lee, "Design, materials, process, and fabrication of fan-out wafer-level packaging," *IEEE Transactions on CPMT*, Vol. 8, No. June, pp. 991-1002, 2018.
- [30] J.H. Lau, "Patent issues of fan-out wafer/panel-level packaging," *Chip Scale Review*, Vol. 19, No. November/December, pp. 42-46, 2015.
- [31] J.H. Lau, M. Li, D. Tian, N. Fan, E. Kuah, K. Wu, M. Li, J. Hao, Y. Cheung, Z. Li, K. Tan, R. Beica, T. Taylor, C.T. Lo, H. Yang, Y. Chen, S. Lim, N.C. Lee, J. Ran, X. Cao, S. Koh, and Q. Young, "Warpage and thermal characterization of fan-out wafer-level packaging," *IEEE Transactions on CPMT*, Vol. 7, No. 10, pp. 1729-1738, 2017.
- [32] J.H. Lau, M. Li, N. Fan, E. Kuah, Z. Li, K. Tan, T. Chen, I. Xu, M. Li, Y. M. Cheung, Wu Kai, Ji Hao, R. Beica, T. Taylor, C. Ko, H. Yang, Y. Chen, S. Lim, N. Lee, J. Ran, K. Wee, Q. Yong, C. Xi, M. Tao, J. Lo, and R. Lee, "Fan-out wafer-level packaging (FOWLP) of large chip with multiple redistribution layers (RDLs)," IMAPS Proceedings, No. October, pp. 576-583, 2017. Also, "IMAPS Transactions," *Journal of Microelectronics and Electronic Packaging*, Vol. 14, No. 4, pp. 123-131, 2017.
- [33] J.H. Lau, M. Li, Y. Li, M. Li, I. Au, T. Chen, S. Chen, Q. Yong, J. Madhukumar, K. Wu, N. Fan, E. Kuah, Z. Li, K. Tan, W. Bao, S. Lim, R. Beica, C. Ko, and X. Cao, "Warpage measurements and characterizations of FOWLP with large chips and multiple RDLs," *IEEE Transactions on CPMT*, Vol. 8, No. 10, pp. 1729-1737, 2018.