

State-of-the-Art and Outlooks of Chiplets Heterogeneous Integration and Hybrid Bonding

John H Lau*

Abstract—In this study, the recent advances and trends of chiplet design and heterogeneous integration packaging will be investigated. Emphasis is placed on the definition, kinds, advantages and disadvantages, lateral interconnects, and examples of chiplet design and heterogeneous integration packaging. Also, emphasis is placed on the fundamental and examples of hybrid bonding.

Keywords—Chiplet design, chip partition, chip split, heterogeneous integration packaging, hybrid bonding

INTRODUCTION

Chiplet design [1-14] and heterogeneous integration packaging [1-31] have been very popular since DARPA's CHIPS (common heterogeneous integration and IP reuse strategies) program initiated in 2017 [32]. Microprocessors such as AMD's EPYC [1-3] and Intel's Lakefield [4-6], and FPGA (field programmable gate array) such as Xilinx's Virtex [14] have been in high volume manufacturing with chiplet designs and heterogeneous integration packaging. One of the horizontal (lateral) communications (interconnects) between chiplets is bridge [17, 33-42]

Hybrid bonding has been getting lots of attention [17, 43-87] since Sony extended their license of "Zibond" to include Ziptronic's DBI (direct bond interconnect) in 2015 and used for manufacturing the complementary metal oxide semiconductor (CMOS) image sensors and other image-based devices in 2016 [45, 46].

In this study, the state-of-the-arts and outlooks of chiplet design and heterogeneous integration packaging as well as hybrid bonding will be presented. Rigid bridges embedded in organic package substrate and epoxy molding compound (EMC) and flexible bridges will also be discussed. System-on-chip (SoC) will be briefly mentioned first.

SYSTEM-ON-CHIP (SoC)

SoC integrates ICs with different functions such as central processing unit (CPU), graphic processing unit (GPU), memory, etc. into a single chip for the system or subsystem. The most famous SoC is Apple's AP (application processor), which are simply shown in Fig. 1 for A10 through A14. The number of transistors vs. y with various feature size (process technology) is shown in Fig. 2. It can be seen the power of Moore's

law, which increases the number of transistors and functionalities with a reduction of feature size.

Unfortunately, the end of Moore's law is fast approaching and it is more and more difficult and costly to reduce the feature size (to do the scaling) to make the SoC. According to International Business Strategies, Fig. 3 shows the advanced design cost vs. feature size through 5nm. It can be seen that it will take more than \$500 million to just design the 5nm feature size. For the 5nm process technology development to high-yield manufacturing it will take another \$1 billion. The effect of chip size on semiconductor manufacturing yield is shown in Fig. 4. It can be seen that the larger the chip size the lower the semiconductor manufacturing yield.

CHIPLET DESIGN AND HETEROGENEOUS INTEGRATION PACKAGING

A. Integration Packaging

Chiplet design and heterogeneous integration packaging contrast with SoC. As pointed out in [23, 31] that heterogeneous integration uses packaging technology to integrate dissimilar chips, photonic devices, or components (either side by side, stacked, or both) with different sizes and functions, and from different fabless design houses, foundries, wafer sizes, feature sizes and companies into a system or subsystem on a common package substrate. These chips can be any kind of devices and don't have to be chiplets. On the other hand, for chiplets, they have to use the heterogeneous integration to package them [17]. A chiplet is a functional integrated circuit block that is often made of reusable IP (intellectual property) blocks.

There are at least two different chiplet designs and heterogeneous integration packaging as shown in Fig. 5, namely chip partition and integration (driven by cost and technology optimization) and chip split and integration (driven by cost and yield). In chip partition and integration, the SoC such as the logic and I/Os are partitioned into functions: logic and I/O (chiplets). These chiplets can be stacked (integrated) by the frontend CoW (chip-on-wafer) or WoW (wafer-on-wafer) methods [17] and then assembled (integrated) on the same substrate of a package by using heterogeneous integration techniques (Fig. 6). It should be emphasized that the frontend chiplets integration can yield a smaller package area and better electrical performance but is optional. In chip split and integration, the SoC such as logic is split into smaller chiplets such as logic1, logic2, and logic3. These chiplets can be stacked (integrated) by the frontend CoW or WoW methods and then

The manuscript was received on September 18, 2021; revision received on October 23, 2021; accepted on November 2, 2021.

Unimicron Technology Corporation, Taoyuan City, Taiwan

*Corresponding author; email: John_Lau@Unimicron.com




Fig. 1. Apple's SoC (application processor).

assembled (integrated) on the same substrate of a package by using heterogeneous integration (Fig. 6). Again, the frontend integration of chiplets is optional.

ADVANTAGES AND DISADVANTAGES OF CHIPLET DESIGN AND HETEROGENEOUS INTEGRATION PACKAGING

The key advantages of chiplet design and heterogeneous integration packaging, comparing with SoCs, are yield improvement during manufacturing. For chip partitioning and/or splitting, the size of the chiplet is smaller than the SoC and thus it leads to higher semiconductor manufacturing yield,




Fig. 2. APs: Transistors vs. y in terms of feature size.

which translates to lower manufacturing cost. Fig. 5 shows the plots of yield (percent of good dice) per wafer vs. chip size for monolithic design and 2-, 3-, and 4-chiplet designs [88]. It can be seen that a 360mm² monolithic die will have a yield of 15% while a 4-chiplet design (each 99mm²) more than doubles the yield to 37%. The total die area of the 4-chiplet design incurs a ~10% area penalty (36mm² for a combined silicon area of 396mm²) but the significant improvement in yield which directly translates to lower cost. Also, chip partitioning will enhance the time-to-market. Furthermore, the use of chiplets with CPU cores can reduce silicon design and manufacturing costs. Finally, there is also thermal benefit to using chiplets as the chips are spread out across the package. The disadvantages of chiplet design and heterogeneous integration packaging are: (1) additional area for interfaces, (2) higher packaging costs, (3) more complexity and design effort on packaging, and (4) past methodologies are less suitable for chiplets.




Fig. 3. Advanced design cost of semiconductor chip.




Fig. 4. Yields vs. chip area for various chiplet designs.

XILINX'S CHIPLET DESIGN AND HETEROGENEOUS INTEGRATION PACKAGING

In 2011 Xilinx asked TSMC to fabricate their FPGA SoC with the 28nm process technology. Because of the large chip size the yield was very poor. Then, Xilinx redesigned and split the large FPGA into four smaller chiplets as shown in Fig. 7 and TSMC manufactured the chiplets at high yield and packaged them on their CoWoS. On October 20, 2013 Xilinx and TSMC [14] have jointly announced production release of the Virtex-7 HT family with 28nm process technology, what the pair claims is the industry's first chiplet design and heterogeneous integration package in production.

AMD'S CHIPLET DESIGN AND HETEROGENEOUS INTEGRATION PACKAGING

In mid2019, AMD shipped the 2nd-generation EPYC (extreme performance yield computing) server processors, 7002-series, codename Rome which doubled the number of cores to sixty-four. In [1, 2], it shows that Rome server product makes use of a 9-2-9 package substrate for signal connectivity

with 4 layers above the package core for signal routing, Fig. 8a.

For high-performance servers and desktop processors the I/Os are very heavy. Analog devices and bump pitches for I/Os benefit very little from leading edge technology and is very costly. One of the solutions is to partition the SoC into chiplets, reserving the expensive leading-edge silicon for CPU core while leaving the I/Os and memory interfaces in n-1 generation silicon [1, 2]. Another solution is to split the CPU core into smaller chiplets. In this case, each CCD (core complex die or CPU compute die) is split into two smaller chiplets. AMD used the expensive 7nm process technology fabricated by TSMC (in early 2019) for the core CCD chiplets and moved the DRAM and logic to a mature 14nm I/O die fabricated by GlobalFoundries. The 2nd-generation EPYC is a 2D chiplets IC integration technology, i.e., all the chiplets are side-by-side on the 9-2-9 build-up package substrate.

AMD's future chiplet design and heterogeneous integration packaging [3, 10, 11] will be 3-D chiplets integration, i.e., the chiplets are (stacked) on top of the other chiplet such as logic, so called the active TSV (through-silicon via)-interposer as




Fig. 5. Chiplet designs and heterogeneous integration packaging.




Fig. 6. Heterogeneous integration (packaging) for chiplets, discrete, and etc.




Fig. 7. Xilinx's chiplet design and heterogeneous integration packaging.

shown in Fig. 9. It is a special Ryzen 9 5900X prototype chip leveraging a 3-D V-Cache stack, which enables triple the amount of cache that its cores normally have access to (32MB vs. 96MB of L3 cache). The first Ryzen chips with 3-D chiplet design and heterogeneous integration packaging is scheduled for release by early 2022, which will offer 15 percent faster gaming on average at minimum.

INTEL'S CHIPLET DESIGN AND HETEROGENEOUS INTEGRATION PACKAGING

In July 2020, Intel shipped their mobile (notebook) processor "Lakefield", which is based on their FOVEROS technology. The SoC is partitioned (e.g., CPU, GPU, LPDDR4, etc.) and split (e.g., the CPU is split into one big CPU and 4 smaller




Fig. 8. Chiplet designs and heterogeneous integration packaging. (a) AMD's EPYC. (b) Intel's Lakefield.




Fig. 9. AMD's future 3-D chiplets design and heterogeneous integration packaging.

CPU) into chiplets as shown in Figs. 8b, 10, and 11. These chiplets are then face-to-face bonded (stacked) on an active TSV-interposer (a 22nm FFL base chip) with a CoW process. The interconnect between the chiplets and the logic base chip is micro bump (Cu pillar + SnAg solder cap) as shown in Figs. 10 and 11. The interconnect between the base chip and the package substrate (only 4 layers coreless) is C4 bump and

between the package substrate and PCB is solder ball. The final package formant is a $12 \times 12 \times 1$ mm package-on-package (PoP) as shown in Fig. 10. The chiplet design and heterogeneous integration packaging are in the bottom package and the upper package is housing the memories with wire bonding technology.

The fabrication of the chiplets is with Intel's 10nm process technology and of the base chip is 22nm. Since chiplets' size is smaller and not all the chips are using the 10nm process technology, the overall yield must be higher and thus it translates to lower cost.

It should be noted that this is the very first high-volume manufacturing (HVM) of 3-D chiplets integration. Also, this is the very first HVM of processors for mobile products such as the notebook by 3-D IC integration.

One of Intel future chiplet designs and heterogeneous integration packaging is called FOVEROS Direct [12]. Basically, it is a Cu-Cu bumpless hybrid bonding technology announced during Intel Architecture Day (August 13, 2020), Fig. 12. It can be seen that since the bumpless pad pitch reduces from $50\mu\text{m}$ (for microbumps) to $10\mu\text{m}$, the density increases from 400 bumps/ mm^2 to 10,000 pads/ mm^2 .

Another Intel future chiplet designs and heterogeneous integration packaging is called Ponte Vecchio GPU, or the "Spaceship of a GPU" [12, 13], which is planned to be the largest and most chip designed to date. The Ponte Vecchio GPU will be making use of several key technologies which will power 47 different compute chiplets based on different process nodes and architectures as shown in Fig. 13. While the GPU




Fig. 10. 3-D IC integration: Intel's chiplet design and heterogeneous integration packaging.




Fig. 11. Intel's 3-D IC integration: chiplets, microbumps, RDLs, and active TSV-interposer.




Fig. 12. Intel's FOVEROS Direct.




Fig. 13. Intel's Ponte Vecchio GPU.

primarily makes use of Intel's 7nm EUV (extreme UV lithography) process node but Intel will also be producing some Xe-HPC compute dice through external fabs (such as TSMC's 5nm process technology). To be precise, the 47 chiplets consist of: 16 Xe-HPC (internal/external); 8 Rambo (internal); 2 Xe-Base (internal); 11 EMIB (internal); 2 Xe-Link (external); and 8 HBM (external). The maximum top-die (chiplet) size = 41mm^2 ; the base-die size = 650mm^2 ; die-to-die pitch = $36\mu\text{m}$; and package size = $77.5\text{mm} \times 62.5\text{mm}$.

TSMC'S CHIPLET DESIGN AND HETEROGENEOUS INTEGRATION PACKAGING

During TSMC Annual Technology Symposium (August 25, 2020) TSMC announced their 3DFabric (3-D fabrication) technology for mobile, high-performance computing (HPC), automotive, and IoT (internet of things) applications, e.g [7-9]. 3DFabric provides chiplet design and heterogeneous integration packaging that are fully integrated from front to back. The application-specific platform leverages TSMC's advanced frontend wafer technology such as SoIC (system on integrated chips), open innovation platform design ecosystem, and

3DFabric for fast improvements and time-to-market. Fig. 14a shows the frontend TSMC's SoIC [7-9] along with the conventional 3-D IC integration with flip chip technology. It can be seen that the key difference between SoIC and the ordinary 3-D IC integration is that SoIC is bumpless and the interconnects between the chiplets is Cu-to-Cu hybrid bonding. The assembly process of SoIC can be either WoW or CoW hybrid bonding.

The SoIC technology has a better electrical performance than the flip chip technology as shown in Fig. 14b. (The SoIC chiplets are vertically hybrid bonded and the flip chips are 2D side-by-side assembled.) It can be seen that the insertion loss of SoIC technology is almost zero and is far smaller than that of the flip chip technology. Fig. 14c shows the bump density from various bonding assembly technologies such as flip chip, 2.5D/3-D, SoIC, and SoIC+. It can be seen that SoIC can go down to ultra-fine pitch with extremely high density. Another advantage of SoIC is free of the chip-package-interaction reliability issue from fine-pitch flip chip assembly.

In 3-D backend heterogeneous integration (Fig. 15), the CoWoS (chip-on-wafer-on-substrate) increased envelope and




Fig. 14. TSMC (a) Chiplets. (b) Performance. (c) Density.

enriched technology content offers exceptionally high computing performance and high memory bandwidth to meet HPC needs on clouds, data center, and high-end server.




Fig. 15. TSMC's chiplets packaging.

In another 3-D backend heterogeneous integration, InFO (integrated fan-out) derivative technology offers memory-to-logic, logic-to-logic, PoP, etc. applications. The HVM of SoIC, SoIC+CoWoS, and SoIC+InFO is expected in 2022.

CHIPLETS LATERAL INTERCONNECTS

One of the horizontal communications between chiplets in a chiplet design and heterogeneous integration package is through bridges [17] such as Intel's EMIB (embedded multidie interconnect bridge). Fig. 16 shows one of Intel's patents and the Agilex FPGA (field programmable gate array) module. The FPGA and other chips are attached on top of a build-up package substrate with EMIB [34, 35] with fine metal line width and spacing (L/S) RDLs (redistribution-layers). The C4 (controlled collapse chip connection) bumps and C2 (chip connection or micro) bumps are on the chiplets. One of the challenges of the EMIB technology is to fabricate the organic build-up package substrate with cavities for the silicon bridges and then laminate (with pressure and temperature) another build-up layer on top (to meet the substrate surface flatness requirement) for chiplets (with both C2 and C4 bumps) bonding.

Very recently, IBM proposed a method called DBHi (direct bonded heterogeneous integration) [36]. They make a cavity




Fig. 16. Intel's EMIB patent and Agilex FPGA module.




Fig. 17. IBM's direct bonded heterogeneous integration.




Fig. 18. Bridges embedded in EMC. (a) Fan-out chip (bridge)-first face-up process. (b) Fan-out chip (bridge)-first face-down process.

on an ordinary package substrate (Fig. 17). In parallel, they do the wafer bumping and bonding of the chiplets and bridges and then assembly the whole module in the cavity by reflowing the C4 solder bump on the package substrate as shown in Fig. 17. The key step in IBM's method is to do C4 bumping on the chiplet and C2 (Cu-pillar + solder cap or micro) bumps on the bridge. In this case there are two different UBMs (under bump metallurgies) on the chiplet wafer, which are fabricated by a double lithography process [36]. The key challenges of DBHi are when there are more than one bridge on a chiplet and there are more than two chiplets on a package substrate such as the Ponte Vecchio GPU module.

The fine metal L/S RDL bridges can also be embedded in EMC (epoxy molding compound) of fan-out packaging. Fig. 18a shows the Applied Materials' patent [37] with fan-out chip (bridge) first face-up process, while Fig. 18b shows the patent application of Unimicron with fan-out chip (bridge) first face-down process. Recently, there are many publications in these areas such as those given by TSMC's LSI (local silicon interconnect) [38], SPIL's FO-EB (fan-out-embedded bridge) [39], Amkor's S-Connect fan-out interposer [40], ASE's sFO-CoS (stacked Si bridge fan-out chip-on-substrate) [41], and

IME's EFI (embedded fine interconnect) [42] as shown in Fig. 19a–fig19, respectively.

All the foregoing bridges are called rigid bridge in which all the RDLs are fabricated on a silicon wafer substrate. There is the flexible bridge [33], which is the RDL itself. The flexible bridge consists of the fine metal L/S conductors in a dielectric polymer such as polyimide film. The very first flexible bridge patent US 2006/0095639 A1 was filed by SUN Microsystems on November 2, 2004, Figure 20. The bonding assembly process is very similar to IBM's DBHi. However, the C4 bumps and C2 bumps should be on the chiplets like Intel's EMIB. The key challenge is the handling of the flexible bridge during bonding, especially there are more than one bridge on a chiplet and there are more than one chiplet with multiple flexible bridges. For high-speed and high-frequency applications such as millimeter wave frequencies, the dielectric layer (polyimide) can be replaced by the LCP (liquid crystal polymer) so called the LCP-flexible bridge.

HYBRID BONDING

Hybrid bonding (that combines a dielectric bond with a metal bond to form an interconnection) is known




Fig. 19. Bridges embedded in EMC. (a) TSMC's LSI. (b) SPIL's FO-EB. (c) Amkor's S-Connect. (d) ASE's sFOCoS. (e) IME's EFI.




Fig. 20. SUN Microsystems patent application: flexible bridge

industry-wide as low-temperature DBI (direct bond interconnect), which operates at room temperature and then anneal at 150-300°C. DBI was invented by Research Triangle Institute (RTI) and patented it as ZiBond (a direct oxide to oxide bonding that involves wafer-to-wafer processing at low temperatures to initiate high bond strengths). Between 2000 and 2001, Fountain, Enguist, Tong, and several other colleagues founded Ziptronic as a spin-out of RTI. Between 2004 and 2005, based on their ZiBond technology, Ziptronic combined the dielectric bond with embedded metal to simultaneously bond wafers and form the interconnects at low temperature (so called DBI) [43, 44]. Ziptronic was acquired by Tesser on August 28, 2015. Tesser has changed its name to Xperi on February 23, 2017.

The breakthrough for Ziptronic DBI technology came in the spring of 2015 when Sony, already using its “Zibond” oxide to oxide bonding technology extended its license to include DBI. DBI is now being used for much of the complementary metal-oxide-semiconductor (CMOS) image sensor (CIS) market in the world's smartphones and other image-based devices.




Fig. 21. Key process steps (fundamental) of hybrid bonding.

SOME FUNDAMENTAL ON HYBRID BONDING

Fig. 21 shows the key process steps for the bumpless low temperature DBI [17, 43-52]. First of all, controlling nano-scale topography is very important for the DBI technology. The dielectric surface should be extremely flat and smooth before activation and bonding. Chemical-mechanical polishing (CMP) should achieve a very low dielectric roughness ($< 0.5\text{nm RMS}$) and a certain recess of metal areas below the dielectric surface as shown in Fig. 21a. Upon contact, the dry plasma-activated dielectric surfaces bond together instantaneously as shown in Fig. 21b at room temperature. (Very high bond energies can be obtained at very low temperatures as shown in [48].) The dishing gap can be closed by heating as shown in Fig. 21c. (This step is optional because the dishing gap can also be closed by the following annealing step.) Metal-to-metal bond occurs during a subsequent batch annealing. The coefficient of thermal expansion of metals are typically far larger than dielectrics. The metal expands to fill the gap and then build up the internal pressure as shown in Fig. 21d. It is under this internal pressure and annealing temperature that metal atoms diffuse across the interface, making good metal-to-metal bond and hence electrical connection [48]. External pressure is optional for this type of bonding. In this case, the copper oxidation during bonding is minimized. Because the bonded oxide layer surrounding the copper interconnect

protects the interconnect from oxidation in the annealing oven, thus minimizing Cu oxidation during the anneal. The bonded oxide surface also hermetically seals the Cu interconnect during operation.

Optimizing the CMP condition is the key to produce the right amount of surface characteristics such as metal recess, dielectric roughness, and dielectric curvature for DBI [48]. Fig. 21 shows an optimal DBI with 4μm-pitch and 2μm-diameter pads.

SONY'S CIS WITH HYBRID BONDING

Sony is the first to use bumpless low temperature Cu-Cu DBI in high volume manufacturing [45, 46]. Sony produced the IMX260 backside illuminated CMOS image sensor (BI-CIS) for the Samsung Galaxy S7, which shipped in 2016. Electrical test results showed that their robust Cu-Cu direct hybrid bonding achieved remarkable connectivity and reliability. The performance of the image sensor was also super. A top view and cross section views of the IMX260 BI-CIS are shown in Fig. 22. It can be seen that, unlike in [88, 89] for Sony's ISX014 stacked camera sensor, the TSVs are eliminated and the interconnects between the BI-CIS chip and the processor chip are achieved by Cu-Cu DBI. The signals are coming from the package substrate with wire bonds to the edges of the processor chip.




Fig. 22. Sony's CMOS image sensor manufactured by hybrid bonding.

Usually, wafer-to-wafer bonding is for the same chip size from both wafers. In Sony's case, the processor chip is slightly larger than the pixel chip. In order to perform wafer-to-wafer bonding, some of the area for the pixel wafer must be wasted and the additional peripheral area of the processor chip can be used for the wirebonding pads.

The assembly process of Cu-Cu DBI starts off with surface cleaning, metal oxide removal, and activation of SiO_2 (by wet cleaning and dry plasma activation) of wafers for the development of high bonding strength. Then, use optical alignment to place the wafers in contact at room temperature and in a typical cleanroom atmosphere. The first thermal annealing (100–150°C) is designed to strengthen the bond between the SiO_2 surfaces of the wafers while minimizing the stress in the interface due to the thermal expansion mismatch among the Si, Cu, and SiO_2 . Then, apply higher temperature and pressure (300°C, 25kN, 10–3Torr, N2atm) for 30 min to introduce the Cu diffusion at the interface and grain growth across the bond interface. The postbond annealing is 300°C under N2atm for 60 min. This process leads to the seam-less bonds (Fig. 22) formed for both Cu and SiO_2 at the same time.

OTHER HYBRID BONDING

Besides Xperi and Sony, there are many others [7-13, 51-87] who are also working on hybrid bonding. In this paper, only AMD, TSMC and Intel's works are briefly mentioned.

AMD's 3-D chiplet design and heterogeneous integration packaging for Ryzen 9 5900X (Fig. 9) is fabricated by TSMC's 7nm process technology. The chiplets will be SoIC stacked as shown in Fig. 14a by bumpless Cu-Cu hybrid bonding and the chiplet SoIC module will be packaged (bonded) on an active TSV-interposer as shown in Figs. 9 and 15a. It is scheduled to be released by the end of 2021 or early next year.

During Intel Architecture Day (August 13, 2020), Intel presented a hybrid bonding technology with their FOVEROS (also called FOVEROS Direct in [12]) along with the conventional μ bump flip chip technology as shown in Fig. 12. It can be seen that with the hybrid bonding technology the pad pitch can go down to 10 μm and with 10,000 bumpless interconnects per mm^2 . This is many times more than the one with 50 μm -pitch μ bump flip chip technology. FOVEROS Direct is one of Intel major packaging innovations in the near future [12].

SUMMARY

Some important results and recommendations are summarized as follows.

- SoCs with finer feature sizes are and will be here to stay. Chiplet designs and heterogeneous integration packaging provide alternatives to SoCs, especially for advanced nodes which most companies cannot afford.
- Chiplet is a chip design method while heterogeneous integration is a chip packaging method.
- There are at least two different chiplet designs and heterogeneous integration packaging, namely (1) chip partition and integration (driven by cost and technology optimization) and (2) chip split and integration (driven by cost and yield).
- The key advantages of chiplet design and heterogeneous integration packaging comparing with SoCs are: (1) yield improvement (lower cost) during semiconductor manufacturing, (2) fast time-to-market, (3) cost reduction during design, (4) better thermal performance, (5) reusable of IP, and (6) modularization. The key disadvantages are: (1) additional area for interfaces, (2) higher packaging costs, (3) more packaging complexity and design effort, and (4) past methodologies are less suitable for chiplets.
- Rigid bridge technology such as EMIB for chiplets' horizontal interconnects in organic substrate has been in production. Recently, there are many publications on rigid bridges embedded in fan-out EMC. LCP-flexible bridge could be very useful for millimeter wave high-frequency applications.
- Hybrid bonding can be applied to very fine pitch (as low as 4 μ m) pads and used for extremely high-density and high-performance applications.
- Hybrid bonding is only suitable for silicon-to-silicon assembly such as CoC, CoW, and WoW. Because of the throughput issue, CoC bonding will not be popular. Because of the chip-size and yield issues, WoW bonding is limited even it will be used more than today. Because of the flexibility, CoW will be the mainstream and it is the most challenge such as the edge effects, contaminants, and particles due to singulation and the requirement of higher accuracy pick & place (P&P) machines and slightly larger pads to compensate the P&P tolerance.

REFERENCES

- [1] S. Naffziger, K. Lepak, M. Paraschour, and M. Subramony, "AMD chiplet architecture for high-performance server and desktop products," IEEE/ISSCC Proceedings, pp. 44-45, February 2020.
- [2] S. Naffziger, "Chiplet meets the real world: benefits and limits of chiplet designs," *Symposia on VLSI Technology and Circuits*, pp. 1-39, 2020.
- [3] D. Stow, Y. Xie, T. Siddiqua, and G. Loh, "Cost-effective design of scalable high-performance systems using active and passive interposers," IEEE/ICCAD Proceedings, pp. 1-8, November 2017.
- [4] D. Ingerly, S. Amin, L. Aryasomayajula, A. Balankutty, D. Borst, A. Chandra, K. Cheemalapati, C. Cook, R. Criss, K. Enamull, W. Gomes, D. Jones, K. Kolluru, A. Kandas, G. Kim, H. Ma, D. Pantuso, C. Petersburg, M. Phen-givoni, A. Pillai, A. Sairam, P. Shekhar, P. Sinha, P. Stover, A. Telang, and Z. Zell, "Foveros: 3D Integration and the use of face-to-face chip stacking for logic devices," IEEE/IEDM Proceedings, pp. 19.6.1-19.6.4, December 2019.
- [5] W. Gomes, S. Khushu, D. Ingerly, P. Stover, N. Chowdhury, and F. O'Mahony, "Lakefield and mobility computer: a 3D stacked 10nm and 2FFL hybrid processor system in 12 $\times$ 12mm², 1mm package-on-package," IEEE/ISSCC Proceedings, pp. 40-41, February 2020.
- [6] WikiChip, "A look at intel lakefield: a 3D-stacked single-ISA heterogeneous Penta-Core SoC," <https://en.wikichip.org/wiki/chiplet>, 27 May 2020.
- [7] F.C. Chen, M. Chen, W. Chiou, and D. Yu, "System on integrated chips (SoICTM) for 3D heterogeneous integration," IEEE/ECTC Proceedings, pp. 594-599, May 2019.
- [8] M.F. Chen, C.S. Lin, E.B. Liao, W.C. Chiou, C.C. Kuo, C.C. Hu, C.H. Tsai, C.T. Wang, and D. Yu, "SoIC for low-temperature, multi-layer 3D memory integration," IEEE/ECTC Proceedings, pp. 855-860, May 2020.
- [9] Y.H. Chen, C.A. Yang, C.C. Kuo, M.F. Chen, C.H. Tung, W.C. Chiou, and D. Yu, "Ultra high density SoIC with sub-micron bond pitch," IEEE/ECTC Proceedings, pp. 576-581, May 2020.
- [10] L. Su, "AMD accelerating-the high-performance computing ecosystem," *Keynote at Computex*, 31 May 2021.
- [11] R. Swaminathan, "Advanced packaging: enabling Moore's law's next frontier through heterogeneous integration," IEEE Hot Chip Conference, 22-24 August 2021.
- [12] R. Mahajan and S. Sane, "Advanced packaging technologies for heterogeneous integration," IEEE Hot Chip Conference, 22-24 August 2021.
- [13] P. Gelsinger, "Engineering the Future," *Intel Unleashed Webcast*, 23 March 2021.
- [14] <http://press.xilinx.com/2013-10-20-Xilinx-and-TSMCReach-Volume-Production-on-all-28nm-CoWoS-based-All-Programmable-3D-IC-Families>.
- [15] J.H. Lau, G. Chen, J. Huang, R. Chou, C. Yang, N. Liu, and T. Tseng, "Hybrid substrate by fan-out RDL-first panel-level packaging for heterogeneous integration," *IEEE Transactions on CPMT*, Vol. 11, No. 8, pp. 1301-1309, 2021.
- [16] J.H. Lau, C. Ko, C. Peng, K. Yang, T. Xia, P. Lin, J. Chen, P. Huang, T. Tseng, E. Lin, L. Chang, C. Lin, Y. Fan, H. Liu, and W. Lu, "Thermal cycling test and simulation of fan-out chip-last panel-level packaging for heterogeneous integration," *IMAPS Transactions, Journal of Microelectronics and Electronic Packaging*, Vol. 18, pp. 29-39, July 2021.
- [17] J.H. Lau, *Semiconductor Advanced Packaging*, Springer, New York, 2021.
- [18] J.H. Lau, C. Ko, T. Peng, K. Yang, T. Xia, P. Lin, J. Chen, P. Huang, T. Tseng, E. Lin, L. Chang, C. Lin, and W. Lu, "Chip-last (RDL-First) fan-out panel-level packaging (FOPLP) for heterogeneous integration," *IMAPS Transactions, Journal of Microelectronics and Electronic Packaging*, Vol. 17, No. 3, pp. 89-98, 2020.
- [19] J.H. Lau, C. Ko, K. Yang, C. Peng, T. Xia, P. Lin, J. Chen, P. Huang, H. Liu, T. Tseng, E. Lin, and L. Chang, "Panel-level fan-out RDL-first packaging for heterogeneous integration," *IEEE Transactions on CPMT*, Vol. 10, No. 7, pp. 1125-1137, 2020.
- [20] J.H. Lau, "Recent advances and trends in fan-out wafer/panel-level packaging," *ASME Transactions, Journal of Electronic Packaging*, Vol. 141, pp. 1-27, December 2019.
- [21] J.H. Lau, "Recent advances and trends in heterogeneous integrations," *IMAPS Transactions, Journal of Microelectronics and Electronic Packaging*, Vol. 16, pp. 45-77, April 2019.
- [22] J.H. Lau, "Redistribution-layers for fan-out wafer-level packaging and heterogeneous integrations," IEEE/CSTIC Proceedings, pp. 7.1-10, Shanghai, China, 18-19 March 2019.
- [23] J.H. Lau, *Heterogeneous Integration*, Springer, New York, 2019.
- [24] J.H. Lau, M. Li, Y. Lei, M. Li, I. Xu, T. Chen, Q. Yong, Z. Cheng, W. Kai, P. Lo, Z. Li, K. Tan, Y. Cheung, N. Fan, E. Kuah, C. Xi, J. Ran, R. Beica, S. Lim, N. Lee, C. Ko, H. Yang, Y. Chen, M. Tao, J. Lo, and R. Lee, "Reliability of fan-out wafer-level heterogeneous integration," *IMAPS Transactions, Journal of Microelectronics and Electronic Packaging*, Vol. 15, No. 4, pp. 148-162, 2018.
- [25] C. T. Ko, H. Yang, J. H. Lau, M. Li, M. Li, C. Lin, J. W. Lin, T. Chen, I. Xu, C. Chang, J. Pan, H. Wu, Q. Yong, N. Fan, E. Kuah, Z. Li, K. Tan, Y. Cheung, E. Ng, K. Wu, J. Hao, R. Beica, M. Lin, Y. Chen, Z. Cheng, S. Koh, R. Jiang, X. Cao, S. Lim, N. Lee, M. Tao, J. Lo, and R. Lee, "Chip-first fan-out panel level packaging for heterogeneous integration," *IEEE Transactions on CPMT*, Vol. 8, No. 9, pp. 1561-1572, 2018.
- [26] C.T. Ko, H. Yang, J.H. Lau, M. Li, M. Li, C. Lin, J.W. Lin, C. Chang, J. Pan, H. Wu, Y. Chen, T. Chen, I. Xu, P. Lo, N. Fan, E. Kuah, Z. Li, K. Tan, C. Lin, R. Beica, M. Lin, X. Cao, S. Lim, N. Lee, M. Tao, J. Lo, and R. Lee, "Design, materials, process, and fabrication of fan-out panel-level heterogeneous integration," *IMAPS Transactions, Journal of Microelectronics and Electronic Packaging*, Vol. 15, No. 4, pp. 141-147, 2018.

- [27] J.H. Lau, M. Li, M. Li, T. Chen, I. Xu, X. Qing, Z. Cheng, N. Fan, E. Kuah, Z. Li, K. Tan, Y. Cheung, E. Ng, P. Lo, K. Wu, J. Hao, S. Koh, R. Jiang, X. Cao, R. Beica, S. Lim, N. Lee, C. Ko, H. Yang, Y. Chen, M. Tao, J. Lo, and R. Lee, "Fan-out wafer-level packaging for heterogeneous integration," *IEEE Transactions on CPMT*, Vol. 8, No. 9, pp. 1544-1560, 2018.
- [28] J.H. Lau, M. Li, Y. Lei, M. Li, I. Xu, T. Chen, Q. Yong, Z. Cheng, W. Kai, P. Lo, Z. Li, K.H. Tan, Y.M. Cheung, N. Fan, E. Kuah, C. Xi, J. Ran, R. Beica, S.P. Lim, N.C. Lee, C.T. Ko, H. Yang, Y.H. Chen, M. Tao, J. Lo, and R. Lee, "Reliability of fan-out wafer-level heterogeneous integration," *Proceedings of IMAPS Symposium*, pp. 1-9, October 2018.
- [29] J.H. Lau, M. Li, M. Li, T. Chen, I. Xu, Q. Yong, Z. Cheng, N. Fan, E. Kuah, Z. Li, K. Tan, Y. Cheung, E. Ng, P. Lo, W. Kai, J. Hao, S.W. Koh, J. Ran, C. Xi, R. Beica, S.-P. Lim, N.C. Lee, C.-T. Ko, H. Yang, Y.-H. Chen, M. Tao, and J. Lo, "Fan-out wafer-level packaging for heterogeneous integration," *Proceedings of IEEE/ECTC*, pp. 2354-2360, May 2018.
- [30] J.H. Lau, *Fan-Out Wafer-Level Packaging*, Springer, New York, 2018.
- [31] J.H. Lau, "Heterogeneous integration with fan-out wafer-level packaging," *IWLPC Proceedings*, pp. 1-25, October 2017.
- [32] <https://www.darpa.mil/program/common-heterogeneous-integration-and-ip-reuse-strategies>.
- [33] Guenin, B., A. Zingher, R. Ho, N. Nettleton, A. Krishnamoorthy, and J. Cunningham, *Structures and Methods for Proximity Communication using Bridge Chips*, US 2006/0095639 A1, May 4, 2006.
- [34] C. Chiu, Z. Qian, and M. Manusharow, "Bridge interconnect with air gap in package assembly," US Patent No. 8,872,349, 2014.
- [35] R. Mahajan, R. Sankman, N. Patel, D. Kim, K. Aygun, and Z. Qian, "Embedded multi-die interconnect bridge (EMIB)-a high-density, high-bandwidth packaging interconnect," *IEEE/ECTC Proceedings*, pp. 557-565, May 2016.
- [36] K. Sikka, R. Bonam, Y. Liu, P. Andry, D. Parekh, A. Jain, M. Bergendahl, R. Divakaruni, M. Courmoyer, P. Gagnon, and C. Dufort, "Direct bonded heterogeneous integration (DBHI) si bridge," *IEEE/ECTC Proceedings*, pp. 136-147, June 2021.
- [37] C. Hsiung, and A. Sundarrajan, "Methods and apparatus for wafer-level die bridge," US 10,651,126 B2, filed on 8 December 2017, granted on 12 May 2020.
- [38] TSMC Annual Technology Symposium, 25 August 2020.
- [39] J. You, J. Li, D. Ho, J. Li, M. Zhuang, D. Lai, C. Key Chung, and Y. Wang, "Electrical performances of fan-out embedded bridge," *IEEE/ECTC Proceedings*, pp. 2030-2034, June 2021.
- [40] J. Lee, G. Yong, M. Jeong, J. Jeon, D. Han, M. Lee, W. Do, E. Shon, M. Kelly, D. Hiner, and J. Khim, "S-connect fan-out interposer for next gen heterogeneous integration," *IEEE/ECTC Proceedings*, pp. 96-100, June 2021.
- [41] L. Lee, Y. Chang, S. Huang, J. On, E. Lin, and O. Yang, "Advanced HDFO packaging solutions for chiplets integration in HPC application," *IEEE/ECTC Proceedings*, pp. 8-13, June 2021.
- [42] C. Chong, T. Lim, D. Ho, H. Yong, C. Choong, S. Lim, and S. Bhattacharya, "Heterogeneous integration with embedded fine interconnect," *IEEE/ECTC Proceedings*, pp. 2216-2221, June 2021.
- [43] Q. Tong, G. Fountain, and P. Enquist, "Method for low temperature bonding and bonded structure," US 6,902,987 B1, filed on 16 February 2000, granted on 7 June 2005.
- [44] Q. Tong, G. Fountain, and P. Enquist, "Method for low temperature bonding and bonded structure," US 7,387,944 B2, filed on 14 August 2005, granted on 17 June 2008.
- [45] Y. Kagawa, N. Fujii, K. Aoyagi, Y. Kobayashi, S. Nishi, and N. Todaka, "Novel stacked CMOS image sensor with advanced Cu2Cu hybrid bonding," *Proceedings of IEEE/IEDM*, pp. 8.4.1-4, December 2016.
- [46] Y. Kagawa, N. Fujii, K. Aoyagi, Y. Kobayashi, S. Nishi, N. Todaka, S. Takeshita, J. Taura, H. Takahashi, and Y. Nishimura, "An advanced CuCu hybrid bonding for novel stack CMOS image sensor," *IEEE/EDTM Proceedings*, pp. 1-3, March 2018.
- [47] G. Gao, L. Mirkarimi, T. Workman, G. Fountain, J. Theil, G. Guevara, P. Liu, B. Lee, P. Mrozek, M. Huynh, C. Rudolph, T. Werner, and A. Hanisch, "Low temperature Cu interconnect with chip to wafer hybrid bonding," *IEEE/ECTC Proceedings*, pp. 628-635, May 2019.
- [48] B. Lee, P. Mrozek, G. Fountain, J. Posthill, J. Theil, G. Gao, R. Katkar, and L. Mirkarimi, "Nanoscale topography characterization for direct bond interconnect," *IEEE/ECTC Proceedings*, pp. 1041-1046, May 2019.
- [49] G. Gao, L. Mirkarimi, G. Fountain, T. Workman, J. Theil, G. Guevara, C. Uzoh, D. Suwito, B. Lee, K. Bang, and R. Katkar, "Die to wafer stacking with low temperature hybrid bonding," *IEEE/ECTC Proceedings*, pp. 589-594, May 2020.
- [50] T. Workman, L. Mirkarimi, J. Theil, G. Fountain, K. Bang, B. Lee, C. Uzoh, D. Suwito, G. Gao, and P. Mrozek, "Die to wafer hybrid bonding and fine pitch considerations," *IEEE/ECTC Proceedings*, pp. 2071-2077, June 2021.
- [51] L. Ji, F. Che, H. Ji, H. Li, and M. Kawano, "Modelling and characterization on wafer to wafer hybrid bonding technology for 3D IC packaging," *IEEE/EPTC Proceedings*, pp. 87-94, December 2019.
- [52] L. Ji, F. Che, H. Ji, H. Li, and M. Kawano, "Bonding integrity enhancement in wafer to wafer fine pitch hybrid bonding by advanced numerical modeling," *IEEE/ECTC Proceedings*, pp. 568-575, May 2020.
- [53] V. Cherman, S. Van Huynenbroeck, M. Lofrano, X. Chang, H. Oprins, M. Gonzalez, G. Van der Plas, G. Beyer, K. Rebibis, and E. Beyne, "Thermal, mechanical and reliability assessment of hybrid bonded wafers, bonded at 2.5μm pitch," *IEEE/ECTC Proceedings*, pp. 548-553, May 2020.
- [54] K. Kennes, A. Phommahaxay, A. Guerrero, O. Bauder, S. Suhard, P. Bex, S. Iacovo, X. Liu, T. Schmidt, G. Beyer, and E. Beyne, "Introduction of a new carrier system for collective die-to-wafer hybrid bonding and laser-assisted die transfer," *IEEE/ECTC Proceedings*, pp. 296-302, May 2020.
- [55] S. Huynenbroeck, J. De Vos, Z. El-Mekki, G. Jamieson, N. Tutunjan, K. Muga, M. Stucchi, A. Miller, G. Beyer, and E. Beyne, "A highly reliable 1.4μm pitch Via-last TSV module for die-to-wafer hybrid bonded 3D-SOC systems," *IEEE/ECTC Proceedings*, pp. 1035-1040, May 2019.
- [56] S. Suhard, A. Phommahaxay, K. Kennes, P. Bex, F. Fodor, M. Liebens, J. Slabbekoorn, A. Miller, G. Beyer, and E. Beyne, "Demonstration of a collective hybrid die-to-wafer integration," *IEEE/ECTC Proceedings*, pp. 1315-1321, May 2020.
- [57] D. Fisher, S. Knickerbocker, D. Smith, R. Katz, J. Garant, J. Lubguban, V. Soler, and N. Robson, "Face to face hybrid wafer bonding for fine pitch applications," *IEEE/ECTC Proceedings*, pp. 595-600, May 2019.
- [58] J. Utsumi, K. Ide, and Y. Ichiyanagi, "Cu/SiO2 hybrid bonding obtained by surface-activated bonding method at room temperature using Si ultra-thin films," *Micro and Nano Engineering*, pp. 1-6, 2019.
- [59] A. Jouve, E. Lagoutte, R. Crochemore, G. Mauguen, T. Flahaut, C. Dubarry, V. Balan, F. Fournel, E. Bourjot, F. Servant, M. Scannell, K. Rohrer, T. Bodner, A. Faes, and J. Hofrichter, "A reliable copper-free wafer level hybrid bonding technology for high-performance medical imaging sensors," *IEEE/ECTC Proceedings*, pp. 201-209, May 2020.
- [60] I. Jani, D. Lattard, P. Vivet, L. Arnaud, S. Cheramy, E. Beigné, A. Farcy, J. Jourdon, Y. Henrion, E. Deloffre, and H. Bilgen, "Characterization of fine pitch hybrid bonding pads using electrical misalignment test vehicle," *IEEE/ECTC Proceedings*, pp. 1926-1932, May 2019.
- [61] S. Chong, X. Ling, H. Li, and S. Lim, "Development of multi-die stacking with Cu-Cu interconnects using gang bonding approach," *IEEE/ECTC Proceedings*, pp. 188-193, May 2020.
- [62] S. Chong and S. Lim, "Comprehensive study of copper nano-paste for Cu-Cu bonding," *IEEE/ECTC Proceedings*, pp. 191-196, May 2019.
- [63] N. Araki, S. Maetani, Y. Kim, S. Kodama, and T. Ohba, "Development of resins for bumpless interconnects and wafer-on-wafer (WOW) integration," *IEEE/ECTC Proceedings*, pp. 1002-1008, May 2019.
- [64] M. Fujino, K. Takahashi, Y. Araga, and K. Kikuchi, "300 mm wafer-level hybrid bonding for Cu/interlayer dielectric bonding in vacuum," *Japanese Journal of Applied Physics*, Vol. 59, pp. 1-8, 2020.
- [65] S. Kim, P. Kang, T. Kim, K. Lee, J. Jang, K. Moon, H. Na, S. Hyun, and K. Hwang, "Cu Microstructure of high density Cu hybrid bonding interconnection," *IEEE/ECTC Proceedings*, pp. 636-641, May 2019.
- [66] S. Suhard, K. Kennes, P. Bex, A. Jourdain, L. Teugels, E. Walsby, C. Bolton, J. Patel, H. Ashraf, R. Barnett, F. Fodor, A. Phommahaxay, D. Tulipe, G. Beyer, and E. Beyne, "Demonstration of a collective hybrid die-to-wafer integration using glass carrier," *IEEE/ECTC Proceedings*, pp. 2064-2070, June 2021.
- [67] S. Lim, C. Chong, and V. Chidambaram, "Comprehensive study on Chip to wafer hybrid bonding process for fine pitch high density heterogeneous applications," *IEEE/ECTC Proceedings*, pp. 438-444, June 2021.
- [68] H. Chen, X. Shi, J. Wang, Y. Hu, Q. Wang, and J. Cai, "Development of hybrid bonding process for embedded bump with Cu-Sn/BCB structure," *IEEE/ECTC Proceedings*, pp. 476-480, June 2021.
- [69] J. Kim, K. Lim, S. Hahn, M. Lee, and D. Rhee, "Novel characterization method of chip level hybrid bonding strength," *IEEE/ECTC Proceedings*, pp. 1754-1760, June 2021.

- [70] K. Shie, P. He, Y. Kuo, J. Ong, K. Tu, B. Lin, C. Chang, and C. Chen, "Hybrid bonding of nanotwinned copper/organic dielectrics with low thermal budget," *IEEE/ECTC Proceedings*, pp. 432-437, June 2021.
- [71] I. Daido, R. Watanabe, T. Takahashi, and M. Hatai, "Development of a temporary bonding tape having over 300 degC thermal resistance for Cu-Cu direct bonding," *IEEE/ECTC Proceedings*, pp. 693-699, June 2021.
- [72] S. Iacovo, L. Peng, F. Nagano, T. Uhrmann, J. Burggraf, A. Fehkuhrer, T. Conard, F. Inoue, S. Kim, J. Vos, A. Phommahaxay, and E. Beyne, "Characterization of bonding activation sequences to enable ultra-low Cu/SiCN wafer level hybrid bonding," *IEEE/ECTC Proceedings*, pp. 2097-2104, June 2021.
- [73] K. Rudolph, A. Hanisch, M. Voigtlander, P. Gansauer, H. Wachsmuth, S. Kuttler, O. Wittler, T. Werner, I. Panchenko, and M. Wolf, "Enabling D2W/D2D hybrid bonding on manufacturing equipment based on simulated process parameters," *IEEE/ECTC Proceedings*, pp. 40-44, June 2021.
- [74] E. Bourjot, C. Castan, N. Nadi, A. Bond, N. Bresson, L. Sanchez, F. Fournel, N. Raynaud, P. Metzger, and S. Cheramy, "Towards 5µm interconnection pitch with Die-toWafer direct hybrid bonding," *IEEE/ECTC Proceedings*, pp. 470-475, June 2021.
- [75] T. Hung, H. Hu, T. Kang, H. Chiu, S. Mao, C. Shih, T. Chou, and K. Chen, "Investigation of wet pretreatment to improve Cu-Cu bonding for hybrid bonding applications," *IEEE/ECTC Proceedings*, pp. 700-705, June 2021.
- [76] A. Elsherbini, S. Liff, J. Swan, K. Jun, S. Tiagaraj, and G. Pasdast, "Hybrid bonding interconnect for advanced heterogeneously integrated processors," *IEEE/ECTC Proceedings*, pp. 1014-1019, June 2021.
- [77] T. Kim, S. Cho, S. Hwang, K. Lee, Y. Hong, H. Lee, H. Cho, K. Moon, H. Na, and K. Hwang, "Multi-stack wafer bonding demonstration utilizing Cu to Cu hybrid bonding and TSV enabling diverse 3D integration," *IEEE/ECTC Proceedings*, pp. 415-419, June 2021.
- [78] K. Shie, P. Hsu, Y. Li, K. Tu, B. Lin, C. Chang, and C. Chen, "Electromigration and temperature cycling tests of Cu-Cu joints fabricated by instant copper direct bonding," *IEEE/ECTC Proceedings*, pp. 995-1000, June 2021.
- [79] K. Kennes, A. Phommahaxay, A. Guerrero, D. Bumuell, S. Suhard, P. Bex, S. Tussing, X. Liu, G. Beyer, and E. Beyne, "Acoustic modulation during laser debonding of collective hybrid bonded dies," *IEEE/ECTC Proceedings*, pp. 2126-2133, June 2021.
- [80] V. Chidambaram, P. Lianto, X. Wang, G. See, N. Wiswell, and M. Kawano, "Dielectric materials characterization for hybrid bonding," *IEEE/ECTC Proceedings*, pp. 426-431, June 2021.
- [81] S. Yoneda, K. Adachi, K. Kobayashi, D. Matsukawa, M. Sasaki, T. Itabashi, T. Shirasaka, and T. Shibata, "A novel photosensitive polyimide adhesive material for hybrid bonding processing," *IEEE/ECTC Proceedings*, pp. 680-686, June 2021.
- [82] T. Nigussie, T. Pan, S. Lipa, W. Pitts, J. DeLaCruz, and P. Franzon, "Design benefits of hybrid bonding for 3D integration," *IEEE/ECTC Proceedings*, pp. 1876-1881, June 2021.
- [83] J. Ong, K. Shie, K. Tu, and C. Chen, "Two-step fabrication process for die-to-die and die-to-wafer Cu-Cu bond," *IEEE/ECTC Proceedings*, pp. 203-210, June 2021.
- [84] Z. Hong, D. Liu, H. Hu, M. Lin, T. Hsieh, and K. Chen, "Ultra-high strength Cu-Cu bonding under low thermal budget for chiplet heterogeneous applications," *IEEE/ECTC Proceedings*, pp. 347-352, June 2021.
- [85] K. Takeuchi, F. Mu, Y. Matsumoto, and T. Suga, "Surface activated bonding of glass wafers using oxide intermediate layer," *IEEE/ECTC Proceedings*, pp. 2024-2029, June 2021.
- [86] C. Hsian, H. Fu, C. Chiang, O. Lee, T. Yang, and H. Chang, "Feasibility study of nanotwinned copper and adhesive hybrid bonding for heterogeneous integration," *IEEE/ECTC Proceedings*, pp. 445-450, June 2021.
- [87] W. Chiu, O. Lee, C. Chiang, and H. Chang, "Low temperature wafer-to-wafer hybrid bonding by Nanotwinned copper," *IEEE/ECTC Proceedings*, pp. 365-370, June 2021.
- [88] <https://en.wikichip.org/wiki/chiplet>, 27 March, 2020.
- [89] S. Sukegawa, T. Umebayashi, T. Nakajima, H. Kawanobe, K. Koseki, I. Hirota, and T. Haruta, "A 1/4-inch 8Mpixel Back-Illuminated Stacked CMOS Image Sensor," *Proceedings of IEEE/ISSCC*, San Francisco, CA, pp. 484-486, February 2013.