

Reliability Investigations up to 350°C of Gate Oxide Capacitors Realized in a Silicon-on-Insulator CMOS Technology

K. Grella,* S. Dreiner, H. Vogt, and U. Paschen

Abstract—It is difficult to use standard bulk-CMOS-technology at temperatures higher than 175°C due to high pn-leakage currents. Silicon-on-insulator-technologies (SOI), on the other hand, are usable up to 250°C and even higher, because leakage currents can be reduced by two to three orders of magnitude. Nevertheless, performance and reliability of SOI devices are strongly affected at these high temperatures. One of the main critical factors is the gate oxide quality and its reliability. In this paper, we present a study of gate oxide capacitor time-dependent dielectric breakdown (TDDB) measurements at temperatures up to 350°C. The experiments were carried out on gate oxide capacitor structures realized in the Fraunhofer 1.0 μm SOI-CMOS process. The gate oxide thickness is 40 nm. Using the data of the TDDB measurements, the behavior of field and temperature acceleration parameters at temperatures up to 350°C was evaluated. For a more detailed investigation, the evolution of the current in time was also studied. An analysis of the oxide breakdown conditions, in particular the field and temperature dependence of the charge to breakdown and the current just before breakdown, completes the study. The presented data provide important information about accelerated oxide reliability testing beyond 250°C, and make it possible to quickly evaluate the reliability of high temperature CMOS technologies at operation temperature.

Keywords—Oxide reliability, silicon-on-insulator (SOI), time-dependent dielectric breakdown (TDDB).

INTRODUCTION

Most high temperature electronic components are only able to satisfy demands for temperatures of not more than 175°C. However, there are several applications that require even higher temperatures [1]. This is why a 1 μm complementary metal-oxide-semiconductor (CMOS) process was developed at the Fraunhofer Institute for Microelectronic Circuits and Systems (Fraunhofer IMS). This process can withstand temperatures up to 250°C, and with reduced performance even operate above this level [2]. This process is based on 200 mm silicon-on-insulator (SOI) wafers. Since common bulk

technology comes to its limit at temperatures above 175°C due to increasing pn-leakage currents, the SOI technology is a good concept if temperatures of 250°C or more should be targeted [3, 4]. As is necessary for each process, a process which is designed to be used at these high temperatures must be characterized and qualified for the maximum operation temperature. For the Fraunhofer IMS 1 μm SOI-CMOS-technology, this means that the reliability for operation at 250°C has to be proven.

Among the reliability aspects which have to be considered from the technological point of view, the main important issues are electromigration phenomena in the metallization, the gate oxide integrity, as well as the transistor reliability in terms of wear-out mechanisms, such as negative bias temperature instability (NBTI) and hot carrier integrity (HCI). Concerning the metallization, electromigration does not pose a threat since the Fraunhofer IMS 1 μm SOI-CMOS-process uses tungsten as metal layers. As is well known, tungsten does not exhibit electromigration effects at temperatures below 1800°C [5]. The impact of hot carriers is low since this phenomenon becomes worse with decreasing temperature. The most important aspect seems therefore to be the gate oxide integrity.

The gate oxide thickness of the investigated process is 40 nm. For modern small technology nodes, the decreasing oxide thickness is what affects the gate oxide reliability. For the presented SOI-CMOS-technology, the high temperature is the critical factor. The standard test-procedure for lifetime evaluation in the context of gate oxide degradation is the time-dependent dielectric breakdown (TDDB) method [6, 7]. For accelerated testing, test temperatures are recommended to not exceed 200°C. As the maximum operation temperature of the Fraunhofer IMS 1 μm SOI-CMOS technology is already 250°C, accelerated reliability testing must be performed at even higher temperatures.

In the literature, TDDB measurements are described for a wide range of electric fields and temperatures, even for temperatures above 250°C [8, 9]. However, no data for TDDB measurements up to 350°C of a 40 nm thick oxide is presently available. It should also be noted that in the literature, it remains an open issue which physical model is the best to describe oxide breakdown. There are several competing models (see the Theoretical Aspects of Time-Dependent Dielectric Breakdown Measurements section). One aspect of the presented study was therefore to verify that the known test method is applicable for our gate oxide at temperatures above 200°C. In particular, the

Received on August 9, 2013; revision received on October 11, 2013;
Accepted on October 18, 2013

The original version of this paper was presented at IMAPS International Conference and Exhibition on High Temperature Electronics Network (HiTEN), July 8-10, 2013, Oxford, United Kingdom

Fraunhofer Institute for Microelectronic Circuits and Systems, IMS, Finkenstraße 61, 47057 Duisburg, Germany

*Corresponding author: email: Katharina.Grella@ims.fraunhofer.de

temperature and electric field acceleration parameters were studied for temperatures above 200°C. Additionally, we have analyzed the breakdown conditions, such as the charge to breakdown and the current just before breakdown using the TDDDB data. The aim of the presented work is to provide information about gate oxide reliability testing at temperatures above 200°C.

THEORETICAL ASPECTS OF TIME-DEPENDENT DIELECTRIC BREAKDOWN MEASUREMENTS

The TDDDB method consists of the application of a constant electric field (realized by a constant voltage) at a constant temperature to a capacitor structure and the determination of the time to oxide breakdown t_{BD} . Oxide breakdown is defined as a sudden increase in current. With various stress fields, the calculation of a field acceleration parameter is possible. Several stress temperatures give a temperature acceleration factor (i.e., the activation energy). For this purpose, a certain number of samples is stressed for each temperature-field stress combination, and the times to breakdown are plotted in a Weibull diagram.

The extrapolation from test temperature to operating temperature is possible using Arrhenius' law [10]

$$t_{BD} = t_0 \cdot \exp\left(\frac{E_A}{k \cdot T}\right) \quad (1)$$

where t_{BD} is the time to breakdown, t_0 is a time constant, E_A is the activation energy, k is the Boltzmann constant, and T is the temperature. For the calculation of the field acceleration, there exist several different models. The two main models are the E model, shown in eq. (2) [11] and the $1/E$ model, shown in eq. (3) [12]

$$\ln(t_{BD}) \propto \frac{E_A}{k \cdot T} - \gamma \cdot E_{ox} \quad (2)$$

$$\ln(t_{BD}) \propto \frac{E_A}{k \cdot T} - G \cdot \frac{1}{E_{ox}} \quad (3)$$

where γ is the field acceleration factor for the E model, G is the field acceleration factor for the $1/E$ model, and E_{ox} is the electric field.

The E model, also known as thermochemical model, was developed by McPherson and Baglee [11], and is based on observations of Crook and Berman [13, 14]. This model emanates from the assumption that the applied electric field interacts with weak Si-O bonds in the silicon oxide, which causes the bonds to break. The broken bonds are interpreted as oxide traps, and a large number of traps leads to oxide breakdown. In contrast to this molecular-physical approach, the $1/E$ model interprets oxide degradation as a consequence of hot holes that flow through the oxide. The $1/E$ model is also called anode hole injection model and was developed at the same time as the E model [12, 15, 16]. It is based on the idea that hot holes, which were caused by energetic electrons that drifted from the cathode to the anode, tunnel into the oxide where they create defects. The oxide breakdown occurs when a critical number of defects is reached.

The E model is more often used for field acceleration determination than the $1/E$ model and is recommended by the standard TDDDB test procedure [6, 7]. In this study, both models are applied in order to evaluate the field acceleration for high test

temperatures. Note that lifetime calculation with the E model often results in lower lifetimes than with the $1/E$ model and is more frequently used for this reason.

EXPERIMENTAL DETAILS

The Fraunhofer IMS 1 μm SOI-CMOS process is based on 200 mm thin-film SOI wafers. It uses a LOCOS isolation and features, among others, three layers of tungsten metallization with excellent reliability properties, voltage independent capacitors, high resistance resistors, and single-poly-EEPROM cells. The passivation consists of a phosphosilicate glass (PSG) and a silicon nitride layer.

The investigated gate oxide capacitor structures fabricated in this process were planar (active area and poly layer not structured), and not covered by metal. The test structures consisted of capacitors with a 40 nm thick silicon dioxide layer between an n-doped silicon film and an n-doped polysilicon layer. The area of each test structure was 0.2 mm². The gate oxide is an oven oxide, grown at a temperature of 960°C. The polysilicon is n-doped with POCl₃ and structured by plasma etching.

As for the TDDDB measurements, a variety of different temperature-field combinations was applied to the test structures in order to be able to calculate temperature and field acceleration factors. For every temperature-field stress combination, 10 samples were stressed in accumulation, which means that a positive voltage was applied to the polysilicon gate. The tests were performed at wafer level up to 300°C, and on packaged devices in an oven with a nitrogen environment for temperatures between 250°C and 350°C.

RESULTS AND DISCUSSION

The section begins with the discussion of the results of the TDDDB measurements concerning field and temperature acceleration, which is followed by the analysis of the breakdown conditions, that is, the current and charge at or just before breakdown.

A. Gate Oxide Lifetime: Electric Field and Temperature Acceleration

In Fig. 1, the current development with time up to oxide breakdown is presented for four different electric fields




Fig. 1. Current-time curves up to oxide breakdown for TDDDB-measurements at 250°C and four different electric fields.




Fig. 2. Current-time curves up to oxide breakdown for TDDB-measurements at 9.3 MV/cm and four different temperatures.

between 8.5 and 9.6 MV/cm at a temperature of 250°C. Fig. 2 depicts the current-time behavior for a constant field of 9.3 MV/cm and temperatures between 150°C and 300°C. Before breakdown, the current decreases due to the accumulation of negatively charged traps, which act as Coulombic repulsive centers [17, 18]. The larger the electric field and the temperature are, the larger is the current in the beginning, and the faster the breakdown. Only hard breakdowns (a current change at breakdown of more than one decade) were observed.

For further analysis, the time at which 63% of the samples for a specific temperature-field combination failed, that is, the characteristic Weibull time at a Weibull value of 0, was extracted using Weibull plots. Fig. 3 shows this time as a function of the electric field [cf. eq. (2)] for temperatures of 200°C, 250°C, and 300°C. Fig. 4 depicts the dependence on the inverse electric field [cf. eq. (3)]. The figures show that in the presented temperature and field range, the E and the $1/E$ model can both be applied. This behavior is often found in the literature when a limited electric field range is used [19, 20].

The field acceleration factors (i.e., the slopes of the fitted curves) seem to be slightly dependent on temperature, as the slopes decrease slowly with increasing temperature. This corresponds to the observations made in the literature [11, 21, 22], and also the obtained values are well consistent with the values found in the literature. For the factor γ (E model), we obtain




Fig. 3. Logarithm of the times to breakdown at a Weibull value of $W = 0$ (i.e., the characteristic Weibull times $t_{63\%}$ where 63% of the samples failed) as a function of the electric field.




Fig. 4. Logarithm of the times to breakdown at a Weibull value of $W = 0$ (i.e., the characteristic Weibull times $t_{63\%}$ where 63% of the samples failed) as a function of the inverse electric field.

a value between 3.5 and 3.9 cm/MV, and for the factor G ($1/E$ model) a value between 275 and 311 MV/cm.

The temperature acceleration, that is, the dependence of the times to breakdown on temperature, is illustrated for two different electric fields in Fig. 5. The slopes of the curves correspond to the activation energies. The slope for the weaker electric field of 8.5 MV/cm is slightly larger than that for the stronger field. This increase of activation energy with decreasing electric field can also be found in the literature [8, 9, 11, 23, 24].

The dependence of the field acceleration parameters on temperature and the field dependence of the activation energy make it difficult to accurately extrapolate from stress to use conditions in order to obtain information about the gate oxide lifetime. Since the field acceleration factors were already calculated at the maximum operation temperature of 250°C in our case, lifetime calculation is possible. A typical circuit in the presented SOI-CMOS technology has a gate oxide area of approximately 85 mm² and is supplied with an electric field of 3 MV/cm. For such a circuit, 1 ppm (part per million) of the gate oxide area should not fail within 2000 years, using the acceleration parameters obtained in our analysis. This is consistent with other data from the literature.




Fig. 5. Logarithm of the times to breakdown at a Weibull value of $W = 0$ (i.e., the characteristic Weibull times $t_{63\%}$ where 63% of the samples failed) as a function of $1/kT$.

B. Gate Oxide Characteristics: Analysis of the Breakdown Conditions

The aim of TDDDB measurements is an analysis of the temperature and electric field acceleration parameters in order to determine the oxide lifetime. However, there is more information included in the current-time curves (see Figs. 1 and 2). The intention of this section is to show some characteristics of the breakdown current, or more precisely of the current which can be detected just before breakdown, and the charge to this breakdown.

As shown in Figs. 1 and 2, the breakdown current varies with the electric field and the temperature. The larger the field or the higher the temperature, the larger is the current at oxide breakdown. A closer view of this behavior is depicted in Figs. 6 and 7. In Fig. 6, the breakdown current increases with the electric field for all three temperatures. For 250°C, a fit shows an exponential behavior. Concerning the temperature dependence, there is an exponential decrease with $1/kT$ in Fig. 7. These observations are of interest since the breakdown current for a certain temperature–field stress combination could be predicted using the presented curves.

However, there is an even more important relation between the current just before breakdown, the electric field, the temperature, and the time to breakdown. Having a look at the current,




Fig. 6. Current at oxide breakdown as a function of the electric field for temperatures of 200, 250, and 300°C.




Fig. 7. Current at oxide breakdown as a function of $1/kT$ at electric fields of 8.5 and 9.3 MV/cm.




Fig. 8. Current at oxide breakdown as a function of the time to breakdown for different temperatures and electric fields.

which decreases with time in Figs. 1 and 2, it can be seen that all curves approach the same straight line. Corresponding to this observation, the breakdown current is drawn in Fig. 8 as a function of the time to breakdown for all the different temperatures and electric fields together in one plot. It is remarkable that all points, coming from different temperature and field stress condition combinations, lead to one straight line in a double-logarithmic plot. This line has the form

$$I_{BD} = A \cdot (t_{BD})^{-B} \quad (4)$$

where I_{BD} is the current just before breakdown, t_{BD} is the time to breakdown, A and B are constants, and $B = 0.95$. Note that eq. (4) is valid for all used temperature–field combinations.

In addition to the investigation of the current at oxide breakdown, the charge to breakdown, or more precisely the integrated current from $t = 0$ to $t = t_{BD}$ of the curves in Figs. 1 and 2, was analyzed. Fig. 9 shows the integrated current $q_{\text{integrated}}$ up to oxide breakdown as a function of the electric field. The values for $q_{\text{integrated}}$ increase with the field. The increase is small but visible for all three temperatures.

From the results presented in Fig. 10 it follows that with increasing temperature, the integrated current decreases. Once again, this behavior can be described by an exponential fit. The observed behavior corresponds to what can be found in the literature [24, 25] and indicates that for a higher temperature, less charge is required for oxide breakdown.




Fig. 9. Integrated current $q_{\text{integrated}}$ up to oxide breakdown as a function of the electric field for temperatures of 200, 250, and 300°C.




Fig. 10. Integrated current $q^{\text{integrated}}$ up to oxide breakdown as a function of $1/kT$ at electric fields of 8.5 and 9.3 MV/cm.

The findings from Figs. 9 and 10 show that the absolute value of $q^{\text{integrated}}$ is not the only determining factor for the dielectric breakdown, as this integrated current depends on the electric field and the temperature. However, there is a general relation [eq. (4)] for the breakdown, which is followed by all used temperature–field stress combinations.

CONCLUSION

The presented paper deals with TDDDB testing on 40 nm thick gate oxide capacitors at temperatures above 200°C. The aim of this work is to provide a basis for gate oxide reliability evaluation at high temperatures.

First, the temperature and the electric field acceleration parameters were analyzed. It was shown that both the E model and the $1/E$ model are applicable in the stress condition range that was used. For the activation energy, a slight dependence on the applied field was detected. The field acceleration parameters that were found for the E and the $1/E$ model also lie in a range known from the literature. The obtained lifetime for 1 ppm of a gate oxide area of 85 mm² in the presented technology is at least 2000 years for a field of 3 MV/cm and a temperature of 250°C.

In addition to the typical TDDDB analysis, the breakdown conditions, such as the charge to breakdown and the current just before breakdown were studied using the TDDDB data. It was shown that there exists a relation which describes the breakdown current as a function of the time to breakdown and which is independent of the temperature–field stress combination that is used.

ACKNOWLEDGMENTS

This work was supported by the Programme Inter Carnot Fraunhofer from BMBF (Grant 03IO0804/01SF0804) and ANR.

REFERENCES

- [1] J.-P. Colinge, "Silicon-on-insulator technology: Materials to VLSI," 2nd ed., Kluwer Academic Publishers, Dordrecht, The Netherlands, Chap. 8, p. 247, 1997.
- [2] K. Grella, S. Dreiner, A. Schmidt, W. Heiermann, H. Kappert, H. Vogt, and U. Paschen, "High temperature characterization up to 450°C of

- MOSFETs and basic circuits realized in a silicon-on-insulator (SOI) CMOS technology," *IMAPS Journal of Microelectronics and Electronic Packaging*, Vol. 10, No. 2, pp. 67-72, 2013.
- [3] D. Flandre, "Silicon-on-insulator technology for high temperature metal oxide semiconductor devices and circuits," *Materials Science and Engineering B*, Vol. 29, No. 1-3, pp. 7-12, 1995.
- [4] D. Vanhoenacker-Janvier, M. El Kaamouchi, and M. Si Moussa, "Silicon-on-insulator for high-temperature applications," *IET Circuits Devices Systems*, Vol. 2, No. 1, pp. 151-157, 2008.
- [5] Z. Wenbin, C. Haifeng, X. Zhiqiang, L. Leilei, and Y. Zongguang, "W-plug via electromigration in CMOS process," *Journal of Semiconductors*, Vol. 30, No. 5, pp. 056001-1-056001-4, 2009.
- [6] JEDEC/FSA, "Foundry process qualification guidelines (Wafer fabrication manufacturing sites)," Document JP-001, JEDEC, Arlington, VA, 2002.
- [7] JEDEC, "Procedure for characterizing time-dependent dielectric breakdown of ultra-thin gate dielectrics," *JEDEC Standard JESD92*, JEDEC, Arlington, VA, 2003.
- [8] J.S. Suehle, P. Chaparala, C. Messick, W.M. Miller, and K.C. Boyko, "Field and temperature acceleration of time-dependent dielectric breakdown in intrinsic thin SiO₂," *Proceedings of the IEEE International Reliability Physics Symposium*, pp. 120-125, 1994.
- [9] J.S. Suehle and P. Chaparala, "Low electric field breakdown of thin SiO₂ films under static and dynamic stress," *IEEE Transactions on Electron Devices*, Vol. 44, No. 5, pp. 801-808, 1997.
- [10] S. Arrhenius, "Über die Reaktionsgeschwindigkeit bei der Inversion von Rohrzucker durch Säuren," *Zeitschrift für Physikalische Chemie*, Vol. 4, pp. 226-248, 1889.
- [11] J.W. McPherson and D.A. Baglee, "Acceleration factors for thin gate oxide stressing," *Proceedings of the Reliability Physics Symposium*, pp. 1-5, 1985.
- [12] I.C. Chen, S. Holland, and C. Hu, "A quantitative physical model for time-dependent breakdown in SiO₂," *Proceedings of the Reliability Physics Symposium*, pp. 24-31, 1985.
- [13] D.L. Crook, "Method of determining reliability screens for time dependent dielectric breakdown," *Proceedings of the Reliability Physics Symposium*, pp. 1-7, 1979.
- [14] A. Berman, "Time-zero dielectric reliability test by ramp method," *Proceedings of the Reliability Physics Symposium*, pp. 204-209, 1981.
- [15] J.C. Lee, I.C. Chen, and C. Hu, "Statistical modeling of silicon dioxide reliability," *Proceedings of the International Reliability Physics Symposium*, pp. 131-138, 1988.
- [16] R. Moazzami, J.C. Lee, and C. Hu, "Temperature acceleration of time-dependent dielectric breakdown," *IEEE Transactions on Electron Devices*, Vol. 36, No. 11, pp. 2462-2465, 1989.
- [17] D.J. Dumin, "Oxide wearout, breakdown, and reliability," *International Journal of High Speed Electronics and Systems*, Vol. 11, No. 3, pp. 617-718, 2001.
- [18] E. Harari, "Conduction and trapping of electrons in highly stressed ultrathin films of thermal SiO₂," *Applied Physics Letters*, Vol. 30, No. 11, pp. 601-603, 1977.
- [19] J. McPherson, V. Reddy, K. Banerjee, and H. Le, "Comparison of E and $1/E$ TDDDB Models for SiO₂ under long-term/low-field test conditions," *Proceedings of the International Electron Devices Meeting, IEDM*, pp. 171-174, 1998.
- [20] J.W. McPherson, R.B. Khamankar, and A. Shanware, "Complementary model for intrinsic time-dependent dielectric breakdown in SiO₂ dielectrics," *Journal of Applied Physics*, Vol. 88, No. 9, pp. 5351-5359, 2000.
- [21] A. Yassine, H.E. Nariman, and K. Olasupo, "Field and temperature dependence of TDDDB of ultrathin gate oxide," *IEEE Electron Device Letters*, Vol. 20, No. 8, pp. 390-392, 1999.
- [22] R. Moonen, P. Vanmeerbeek, G. Lekens, W. De Ceuninck, P. Moens, and J. Boutsen, "Lifetime modeling of intrinsic gate oxide breakdown at high temperature," *Microelectronics Reliability*, Vol. 47, No. 9-11, pp. 1389-1393, 2007.
- [23] E. Vincent, N. Revil, C. Papadas, and G. Ghibaudo, "Electric field dependence of TDDDB activation energy in ultrathin oxides," *Microelectronics Reliability*, Vol. 36, No. 11/12, pp. 1643-1646, 1996.
- [24] D.J. DiMaria and J.H. Stathis, "Non-Arrhenius temperature dependence of reliability in ultrathin silicon dioxide films," *Applied Physics Letters*, Vol. 74, No. 12, pp. 1752-1754, 1999.
- [25] E.Y. Wu, J.M. McKenna, W. Lai, E. Nowak, and A. Vayshenker, "The effect of change of voltage acceleration on temperature activation of oxide breakdown for ultrathin oxides," *IEEE Electron Device Letters*, Vol. 22, No. 12, pp. 603-605, 2001.