This website uses cookies

We use cookies to enhance your experience and support COUNTER Metrics for transparent reporting of readership statistics. Cookie data is not sold to third parties or used for marketing purposes.

Skip to main content
null
Journal of Microelectronics & Elect Pkg
  • Menu
  • Articles
    • General
    • Technical Article
    • All
  • For Authors
  • Editorial Board
  • About
  • Issues
  • IMAPSource Proceedings
  • search
  • LinkedIn (opens in a new tab)
  • RSS feed (opens a modal with a link to feed)

RSS Feed

Enter the URL below into your favorite RSS reader.

http://localhost:38856/feed
ISSN 1551-4897
General
Vol. 8, Issue 4, 2011October 01, 2011 EDT

An Electrical Testing Method for Blind Through Silicon Vias (TSVs) for 3D IC Integration

Shyh-Shyuan Sheu, Zhe-Hui Lin, Jui-Feng Hung, John H. Lau, Peng-Shu Chen, Shih-Hsien Wu, Keng-Li Su, Chih-Sheng Lin, Shinn-Juh Lai, Kuo-Hsing Cheng, Tzu-Kun Ku, Wei-Chung Lo, Ming-Jer Kao,
3D IC integrationthrough silicon via (TSV)TSV electrical testing method and guidelines
Copyright Logoccby-nc-nd-4.0 • https://doi.org/10.4071/imaps.307
Journal of Microelectronics & Elect Pkg
Sheu, Shyh-Shyuan, Zhe-Hui Lin, Jui-Feng Hung, John H. Lau, Peng-Shu Chen, Shih-Hsien Wu, Keng-Li Su, et al. 2011. “An Electrical Testing Method for Blind Through Silicon Vias (TSVs) for 3D IC Integration.” Journal of Microelectronics and Electronic Packaging 8 (4): 140–45. https:/​/​doi.org/​10.4071/​imaps.307.

View more stats

Powered by Scholastica, the modern academic journal management system