This website uses cookies

We use cookies to enhance your experience and support COUNTER Metrics for transparent reporting of readership statistics. Cookie data is not sold to third parties or used for marketing purposes.

Skip to main content
null
Journal of Microelectronics & Elect Pkg
  • Menu
  • Articles
    • General
    • Technical Article
    • All
  • For Authors
  • Editorial Board
  • About
  • Issues
  • IMAPSource Proceedings
  • search
  • LinkedIn (opens in a new tab)
  • RSS feed (opens a modal with a link to feed)

RSS Feed

Enter the URL below into your favorite RSS reader.

http://localhost:48324/feed
ISSN 1551-4897
General
Vol. 9, Issue 1, 2012January 01, 2012 EDT

Molding Flow Modeling and Experimental Study on Void Control for Flip Chip Package Panel Molding with Molded Underfill Technology

Jonathan Tamil, Siew Hoon Ore, Kian Yeow Gan, Drake Koh, Michael Gantalao Ti In, Boon Pek Liew, Teck Wah Park, Geraldine Ng, Yong Bo Yang, Daniel Teh, Nathapong Suthiwongsunthorn, Surasit Chungpaiboonpatana,
flip chipMUFsimulationvoid
Copyright Logoccby-nc-nd-4.0 • https://doi.org/10.4071/imaps.319
Journal of Microelectronics & Elect Pkg
Tamil, Jonathan, Siew Hoon Ore, Kian Yeow Gan, Drake Koh, Michael Gantalao Ti In, Boon Pek Liew, Teck Wah Park, et al. 2012. “Molding Flow Modeling and Experimental Study on Void Control for Flip Chip Package Panel Molding with Molded Underfill Technology.” Journal of Microelectronics and Electronic Packaging 9 (1): 19–30. https:/​/​doi.org/​10.4071/​imaps.319.

View more stats

Powered by Scholastica, the modern academic journal management system