This website uses cookies

We use cookies to enhance your experience and support COUNTER Metrics for transparent reporting of readership statistics. Cookie data is not sold to third parties or used for marketing purposes.

Skip to main content
null
Journal of Microelectronics & Elect Pkg
  • Menu
  • Articles
    • General
    • Technical Article
    • All
  • For Authors
  • Editorial Board
  • About
  • Issues
  • IMAPSource Proceedings
  • search
  • LinkedIn (opens in a new tab)
  • RSS feed (opens a modal with a link to feed)

RSS Feed

Enter the URL below into your favorite RSS reader.

http://localhost:58148/feed
ISSN 1551-4897
General
Vol. 6, Issue 3, 2009July 01, 2009 EDT

Vertical Arrays of Copper Nanotube Grown on Silicon Substrate by CMOS Compatible Electrochemical Process for IC Packaging Applications

Daniel Choi, Viola Fucsko, E. H. Yang, Jung-Rae Park, Fahad Khalid, Young-Kun Kim,
Copper nanotubeselectrodepositionthermal conductivitypackaging
Copyright Logoccby-nc-nd-4.0 • https://doi.org/10.4071/1551-4897-6.3.154
Journal of Microelectronics & Elect Pkg
Choi, Daniel, Viola Fucsko, E. H. Yang, Jung-Rae Park, Fahad Khalid, and Young-Kun Kim. 2009. “Vertical Arrays of Copper Nanotube Grown on Silicon Substrate by CMOS Compatible Electrochemical Process for IC Packaging Applications.” Journal of Microelectronics and Electronic Packaging 6 (3): 154–57. https:/​/​doi.org/​10.4071/​1551-4897-6.3.154.

View more stats

Powered by Scholastica, the modern academic journal management system