This website uses cookies

We use cookies to enhance your experience and support COUNTER Metrics for transparent reporting of readership statistics. Cookie data is not sold to third parties or used for marketing purposes.

Skip to main content
null
Journal of Microelectronics & Elect Pkg
  • Menu
  • Articles
    • General
    • Technical Article
    • All
  • For Authors
  • Editorial Board
  • About
  • Issues
  • IMAPSource Proceedings
  • search
  • LinkedIn (opens in a new tab)
  • RSS feed (opens a modal with a link to feed)

RSS Feed

Enter the URL below into your favorite RSS reader.

http://localhost:9307/feed
ISSN 1551-4897
General
Vol. 5, Issue 4, 2008October 01, 2008 EDT

Second- and Third-Level BGA Solder Joint Reliability of High-End Flip Chip System in Package (FCSiP)

Sang Ha Kim, Chika Kakegawa, Hiroshi Tabuchi, Han Park,
Fatigue lifetimeflip chip2nd- and 3rd-level interconnection reliabilitySiPsolder joint
Copyright Logoccby-nc-nd-4.0 • https://doi.org/10.4071/1551-4897-5.4.180
Journal of Microelectronics & Elect Pkg
Kim, Sang Ha, Chika Kakegawa, Hiroshi Tabuchi, and Han Park. 2008. “Second- and Third-Level BGA Solder Joint Reliability of High-End Flip Chip System in Package (FCSiP).” Journal of Microelectronics and Electronic Packaging 5 (4): 180–87. https:/​/​doi.org/​10.4071/​1551-4897-5.4.180.

View more stats

Powered by Scholastica, the modern academic journal management system