Skip to main content
null
Journal of Microelectronics & Elect Pkg
  • Menu
  • Articles
    • General
    • Technical Article
    • All
  • For Authors
  • Editorial Board
  • About
  • Issues
  • IMAPSource Proceedings
  • search
  • LinkedIn (opens in a new tab)
  • RSS feed (opens a modal with a link to feed)

RSS Feed

Enter the URL below into your favorite RSS reader.

http://localhost:43532/feed
ISSN 1551-4897
General
Vol. 17, Issue 3, 2020July 01, 2020 EDT

Chip-Last (RDL-First) Fan-Out Panel-Level Packaging (FOPLP) for Heterogeneous Integration

John H. Lau, Cheng-Ta Ko, Chia-Yu Peng, Kai-Ming Yang, Tim Xia, Puru Bruce Lin, Jean-Jou Chen, Po-Chun Huang, Tzvy-Jang Tseng, Eagle Lin, Leo Chang, Curry Lin, Winnie Lu,
Fan-out packagingRDL-firstchip-lastpanel-level packagingheterogeneous integrationdrop test
Copyright Logoccby-nc-nd-4.0 • https://doi.org/10.4071/imaps.1137828
Journal of Microelectronics & Elect Pkg
Lau, John H., Cheng-Ta Ko, Chia-Yu Peng, Kai-Ming Yang, Tim Xia, Puru Bruce Lin, Jean-Jou Chen, et al. 2020. “Chip-Last (RDL-First) Fan-Out Panel-Level Packaging (FOPLP) for Heterogeneous Integration.” Journal of Microelectronics and Electronic Packaging 17 (3): 89–98. https:/​/​doi.org/​10.4071/​imaps.1137828.

View more stats

This website uses cookies

We use cookies to enhance your experience and support COUNTER Metrics for transparent reporting of readership statistics. Cookie data is not sold to third parties or used for marketing purposes.

cookies
cookies
cookies
Powered by Scholastica, the modern academic journal management system